Commit 70ce6aee authored by Mark Brown's avatar Mark Brown

ASoC: Run Speyside WM8962 at 512fs

Ensure we have access to all the advanced DSP functinality offered by the
WM8962 by running the system clock at 512fs.
Signed-off-by: default avatarMark Brown <broonie@opensource.wolfsonmicro.com>
parent 82cd8764
...@@ -28,13 +28,13 @@ static int speyside_wm8962_set_bias_level(struct snd_soc_card *card, ...@@ -28,13 +28,13 @@ static int speyside_wm8962_set_bias_level(struct snd_soc_card *card,
if (dapm->bias_level == SND_SOC_BIAS_STANDBY) { if (dapm->bias_level == SND_SOC_BIAS_STANDBY) {
ret = snd_soc_dai_set_pll(codec_dai, WM8962_FLL, ret = snd_soc_dai_set_pll(codec_dai, WM8962_FLL,
WM8962_FLL_MCLK, 32768, WM8962_FLL_MCLK, 32768,
44100 * 256); 44100 * 512);
if (ret < 0) if (ret < 0)
pr_err("Failed to start FLL: %d\n", ret); pr_err("Failed to start FLL: %d\n", ret);
ret = snd_soc_dai_set_sysclk(codec_dai, ret = snd_soc_dai_set_sysclk(codec_dai,
WM8962_SYSCLK_FLL, WM8962_SYSCLK_FLL,
44100 * 256, 44100 * 512,
SND_SOC_CLOCK_IN); SND_SOC_CLOCK_IN);
if (ret < 0) { if (ret < 0) {
pr_err("Failed to set SYSCLK: %d\n", ret); pr_err("Failed to set SYSCLK: %d\n", ret);
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment