Commit a9b5c671 authored by Vasily Khoruzhick's avatar Vasily Khoruzhick Committed by Maxime Ripard

clk: sunxi-ng: a64: export CLK_CPUX clock for DVFS

Export CLK_CPUX so we can reference it in CPU node.
Signed-off-by: default avatarVasily Khoruzhick <anarsoul@gmail.com>
Signed-off-by: default avatarMaxime Ripard <maxime@cerno.tech>
parent ec97faff
...@@ -36,7 +36,6 @@ ...@@ -36,7 +36,6 @@
#define CLK_PLL_HSIC 18 #define CLK_PLL_HSIC 18
#define CLK_PLL_DE 19 #define CLK_PLL_DE 19
#define CLK_PLL_DDR1 20 #define CLK_PLL_DDR1 20
#define CLK_CPUX 21
#define CLK_AXI 22 #define CLK_AXI 22
#define CLK_APB 23 #define CLK_APB 23
#define CLK_AHB1 24 #define CLK_AHB1 24
......
...@@ -46,6 +46,7 @@ ...@@ -46,6 +46,7 @@
#define CLK_PLL_VIDEO0 7 #define CLK_PLL_VIDEO0 7
#define CLK_PLL_PERIPH0 11 #define CLK_PLL_PERIPH0 11
#define CLK_CPUX 21
#define CLK_BUS_MIPI_DSI 28 #define CLK_BUS_MIPI_DSI 28
#define CLK_BUS_CE 29 #define CLK_BUS_CE 29
#define CLK_BUS_DMA 30 #define CLK_BUS_DMA 30
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment