Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Support
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in / Register
Toggle navigation
L
linux
Project overview
Project overview
Details
Activity
Releases
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Issues
0
Issues
0
List
Boards
Labels
Milestones
Merge Requests
0
Merge Requests
0
Analytics
Analytics
Repository
Value Stream
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Create a new issue
Commits
Issue Boards
Open sidebar
nexedi
linux
Commits
d91aa123
Commit
d91aa123
authored
Mar 26, 2008
by
David S. Miller
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
[SPARC64]: Fix sparse warnings in arch/sparc64/kernel/irq.c
Signed-off-by:
David S. Miller
<
davem@davemloft.net
>
parent
6c830fef
Changes
3
Hide whitespace changes
Inline
Side-by-side
Showing
3 changed files
with
30 additions
and
19 deletions
+30
-19
arch/sparc64/kernel/entry.h
arch/sparc64/kernel/entry.h
+27
-0
arch/sparc64/kernel/irq.c
arch/sparc64/kernel/irq.c
+2
-19
include/asm-sparc64/irq.h
include/asm-sparc64/irq.h
+1
-0
No files found.
arch/sparc64/kernel/entry.h
View file @
d91aa123
...
...
@@ -153,4 +153,31 @@ struct cheetah_err_info {
*/
extern
struct
cheetah_err_info
*
cheetah_error_log
;
/* UPA nodes send interrupt packet to UltraSparc with first data reg
* value low 5 (7 on Starfire) bits holding the IRQ identifier being
* delivered. We must translate this into a non-vector IRQ so we can
* set the softint on this cpu.
*
* To make processing these packets efficient and race free we use
* an array of irq buckets below. The interrupt vector handler in
* entry.S feeds incoming packets into per-cpu pil-indexed lists.
*
* If you make changes to ino_bucket, please update hand coded assembler
* of the vectored interrupt trap handler(s) in entry.S and sun4v_ivec.S
*/
struct
ino_bucket
{
/*0x00*/
unsigned
long
__irq_chain_pa
;
/* Virtual interrupt number assigned to this INO. */
/*0x08*/
unsigned
int
__virt_irq
;
/*0x0c*/
unsigned
int
__pad
;
};
extern
struct
ino_bucket
*
ivector_table
;
extern
unsigned
long
ivector_table_pa
;
extern
void
handler_irq
(
int
irq
,
struct
pt_regs
*
regs
);
extern
void
init_irqwork_curcpu
(
void
);
extern
void
__cpuinit
sun4v_register_mondo_queues
(
int
this_cpu
);
#endif
/* _ENTRY_H */
arch/sparc64/kernel/irq.c
View file @
d91aa123
...
...
@@ -44,27 +44,10 @@
#include <asm/hypervisor.h>
#include <asm/cacheflush.h>
/* UPA nodes send interrupt packet to UltraSparc with first data reg
* value low 5 (7 on Starfire) bits holding the IRQ identifier being
* delivered. We must translate this into a non-vector IRQ so we can
* set the softint on this cpu.
*
* To make processing these packets efficient and race free we use
* an array of irq buckets below. The interrupt vector handler in
* entry.S feeds incoming packets into per-cpu pil-indexed lists.
*
* If you make changes to ino_bucket, please update hand coded assembler
* of the vectored interrupt trap handler(s) in entry.S and sun4v_ivec.S
*/
struct
ino_bucket
{
/*0x00*/
unsigned
long
__irq_chain_pa
;
/* Virtual interrupt number assigned to this INO. */
/*0x08*/
unsigned
int
__virt_irq
;
/*0x0c*/
unsigned
int
__pad
;
};
#include "entry.h"
#define NUM_IVECS (IMAP_INR + 1)
struct
ino_bucket
*
ivector_table
;
unsigned
long
ivector_table_pa
;
...
...
include/asm-sparc64/irq.h
View file @
d91aa123
...
...
@@ -64,6 +64,7 @@ extern unsigned char virt_irq_alloc(unsigned int dev_handle,
extern
void
virt_irq_free
(
unsigned
int
virt_irq
);
#endif
extern
void
__init
init_IRQ
(
void
);
extern
void
fixup_irqs
(
void
);
static
inline
void
set_softint
(
unsigned
long
bits
)
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment