Commit da29aa8f authored by Seth Jennings's avatar Seth Jennings Committed by Herbert Xu

powerpc/crypto: add compression support to arch vec

This patch enables compression engine support in the
architecture vector.  This causes the Power hypervisor
to allow access to the nx comrpession accelerator.
Signed-off-by: default avatarSeth Jennings <sjenning@linux.vnet.ibm.com>
Signed-off-by: default avatarHerbert Xu <herbert@gondor.apana.org.au>
parent 322cacce
...@@ -705,6 +705,7 @@ static void __init early_cmdline_parse(void) ...@@ -705,6 +705,7 @@ static void __init early_cmdline_parse(void)
#endif #endif
#define OV5_TYPE1_AFFINITY 0x80 /* Type 1 NUMA affinity */ #define OV5_TYPE1_AFFINITY 0x80 /* Type 1 NUMA affinity */
#define OV5_PFO_HW_RNG 0x80 /* PFO Random Number Generator */ #define OV5_PFO_HW_RNG 0x80 /* PFO Random Number Generator */
#define OV5_PFO_HW_842 0x40 /* PFO Compression Accelerator */
#define OV5_PFO_HW_ENCR 0x20 /* PFO Encryption Accelerator */ #define OV5_PFO_HW_ENCR 0x20 /* PFO Encryption Accelerator */
/* Option Vector 6: IBM PAPR hints */ /* Option Vector 6: IBM PAPR hints */
...@@ -774,8 +775,7 @@ static unsigned char ibm_architecture_vec[] = { ...@@ -774,8 +775,7 @@ static unsigned char ibm_architecture_vec[] = {
0, 0,
0, 0,
0, 0,
OV5_PFO_HW_RNG | OV5_PFO_HW_ENCR, OV5_PFO_HW_RNG | OV5_PFO_HW_ENCR | OV5_PFO_HW_842,
/* option vector 6: IBM PAPR hints */ /* option vector 6: IBM PAPR hints */
4 - 2, /* length */ 4 - 2, /* length */
0, 0,
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment