Commit fc18047c authored by Matthew Leach's avatar Matthew Leach Committed by Catalin Marinas

arm64: use correct register width when retrieving ASID

The ASID is represented as an unsigned int in mm_context_t and we
currently use the mmid assembler macro to access this element of the
struct. This should be accessed with a register of 32-bit width. If
the incorrect register width is used the ASID will be returned in
bits[32:63] of the register when running under big-endian.

Fix a use of the mmid macro in tlb.S to use a 32-bit access.
Signed-off-by: default avatarWill Deacon <will.deacon@arm.com>
Signed-off-by: default avatarMatthew Leach <matthew.leach@arm.com>
Signed-off-by: default avatarCatalin Marinas <catalin.marinas@arm.com>
parent 1f65c13e
...@@ -35,7 +35,7 @@ ...@@ -35,7 +35,7 @@
*/ */
ENTRY(__cpu_flush_user_tlb_range) ENTRY(__cpu_flush_user_tlb_range)
vma_vm_mm x3, x2 // get vma->vm_mm vma_vm_mm x3, x2 // get vma->vm_mm
mmid x3, x3 // get vm_mm->context.id mmid w3, x3 // get vm_mm->context.id
dsb sy dsb sy
lsr x0, x0, #12 // align address lsr x0, x0, #12 // align address
lsr x1, x1, #12 lsr x1, x1, #12
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment