- 31 Jul, 2019 40 commits
-
-
Tao Zhou authored
add 64 bits register access functions v2: implement 64 bit functions in low level Signed-off-by:
Tao Zhou <tao.zhou1@amd.com> Reviewed-by:
Dennis Li <dennis.li@amd.com> Signed-off-by:
Alex Deucher <alexander.deucher@amd.com>
-
Tao Zhou authored
v1: increase ras ce/ue error count v2: log the number of correctable and uncorrectable errors Signed-off-by:
Hawking Zhang <Hawking.Zhang@amd.com> Reviewed-by:
-
Hawking Zhang authored
check umc error count in both ras querry function and ras interrupt handler Signed-off-by:
-
Hawking Zhang authored
init umc callback function for vega20 in sw early init phase Signed-off-by:
-
Hawking Zhang authored
Implement umc query_ras_error_count function to support querry both correctable and uncorrectable error Signed-off-by:
-
Hawking Zhang authored
the change introduces IP headers for unified memory controller (umc) Signed-off-by:
-
Hawking Zhang authored
remote smu (rsmu) is a sub-block used as ip register interface, error handling, reset generation.etc Signed-off-by:
-
Hawking Zhang authored
This is common structure as UMC callback function Signed-off-by:
-
Hawking Zhang authored
the driver needs to program RSMU and UMC registers to support vega20 RAS feature Signed-off-by:
-
Hawking Zhang authored
These are common structures that can be included by IP specific source files Signed-off-by:
-
Alex Deucher authored
Unused. Acked-by:
Sam Ravnborg <sam@ravnborg.org> Signed-off-by:
-
Alex Deucher authored
And fix the fallout. Acked-by:
-
Alex Deucher authored
And fix the fallout. Acked-by:
-
Alex Deucher authored
And fix up the fallout. Acked-by:
-
Alex Deucher authored
And fix the fallout. Acked-by:
-
Alex Deucher authored
And fix the fallout. Acked-by:
-
Alex Deucher authored
Unused. Acked-by:
-
Alex Deucher authored
Unused. Acked-by:
-
Evan Quan authored
Per current logics, the features to enable are determined together by driver and pptable. This is not efficient in co-debug with firmware team. Signed-off-by:
Evan Quan <evan.quan@amd.com> Reviewed-by:
Kenneth Feng <kenneth.feng@amd.com> Signed-off-by:
-
Hawking Zhang authored
we should pass irq type, instead of irq client id, to irq_get/put interface Signed-off-by:
Feifei Xu <Feifei.Xu@amd.com> Signed-off-by:
-
Evan Quan authored
The power limit retrieval should be done per asic. Since we may need to lookup in the pptable and that's really asic specific. Signed-off-by:
-
Evan Quan authored
There may be 1Mhz delta between target and actual frequency. That should be taken into consideration for current level check. Signed-off-by:
-
Evan Quan authored
Enable arcturus UMD PSTATE support. Signed-off-by:
-
Evan Quan authored
Make sure we can still get the accurate gfxclk/uclk/socclk frequency even on dpm disabled. Signed-off-by:
-
Kevin Wang authored
remove redundacy debug log in smu. eg: [ 6897.969447] amdgpu: [powerplay] smu 11 clk dpm feature 1 is not enabled [ 6897.969448] amdgpu: [powerplay] smu 11 clk dpm feature 1 is not enabled [ 6897.969448] amdgpu: [powerplay] smu 11 clk dpm feature 1 is not enabled [ 6899.024114] amdgpu: [powerplay] Unsupported SMU message: 38 [ 6899.024151] amdgpu: [powerplay] smu 11 clk dpm feature 1 is not enabled [ 6899.024151] amdgpu: [powerplay] smu 11 clk dpm feature 1 is not enabled [ 6899.024152] amdgpu: [powerplay] smu 11 clk dpm feature 1 is not enabled [ 6900.078296] amdgpu: [powerplay] Unsupported SMU message: 38 [ 6900.078332] amdgpu: [powerplay] smu 11 clk dpm feature 1 is not enabled [ 6900.078332] amdgpu: [powerplay] smu 11 clk dpm feature 1 is not enabled [ 6900.078333] amdgpu: [powerplay] smu 11 clk dpm feature 1 is not enabled [ 6901.133230] amdgpu: [powerplay] Unsupported SMU message: 38 Signed-off-by:
Kevin Wang <kevin1.wang@amd.com> Reviewed-by:
-
Evan Quan authored
Those bitmask prefixed by "SMU_" should be used. Signed-off-by:
-
Evan Quan authored
Add missing feature maps for arcturus. Signed-off-by:
-
Evan Quan authored
Support arcturus fan speed retrieval. Signed-off-by:
-
Evan Quan authored
Enable arcturus real-time clock retrieval. Signed-off-by:
-
Evan Quan authored
Support sensor reading for gpu loading, power and temperatures. Signed-off-by:
-
Evan Quan authored
Initialize arcturus SMU metrics table. Signed-off-by:
-
Evan Quan authored
VCN should be used for Vega20 later ASICs while UVD and VCE are for previous ASICs. Signed-off-by:
-
Evan Quan authored
No VCN DPM bit check as that's different from VCN PG. Also no extra check for possible double enablement/disablement as that's already done by VCN. v2: check return value of smu_feature_set_enabled Signed-off-by:
-
Evan Quan authored
Commonly used for VCN powergate status retrieval for SW SMU. Signed-off-by:
-
Evan Quan authored
Enable VCN powergate status report on Raven. Signed-off-by:
-
Evan Quan authored
VCN is widely used in new ASICs and different from tranditional UVD and VCE. Signed-off-by:
-
Le Ma authored
Update for sdma ras ecc_irq and other minors. Signed-off-by:
Le Ma <le.ma@amd.com> Reviewed-by:
-
Le Ma authored
Arcturus has different _BASE_IDX value in some HWIP_offset.h. To make source files like smu_v11_0.c and soc15.c that include HWIP_offset.h of Vega20 reusable for Arcturus, align this base offset with Vega20. Signed-off-by:
-
Evan Quan authored
As for now, only "Prefetcher" is guarded to be working from SMU firmware. Signed-off-by:
-
Evan Quan authored
Arcturus VCN should powergate in the way as Navi. Signed-off-by:
-
