- 02 Aug, 2019 1 commit
-
-
Kevin Wang authored
before this change, the pp_feature sysfs show feature enable state by logic feature id, it is not easy to read. this change will sort pp_features show index by asic feature id. before: features high: 0x00000623 low: 0xb3cdaffb 00. DPM_PREFETCHER ( 0) : enabeld 01. DPM_GFXCLK ( 1) : enabeld 02. DPM_UCLK ( 3) : enabeld 03. DPM_SOCCLK ( 4) : enabeld 04. DPM_MP0CLK ( 5) : enabeld 05. DPM_LINK ( 6) : enabeld 06. DPM_DCEFCLK ( 7) : enabeld 07. DS_GFXCLK (10) : enabeld 08. DS_SOCCLK (11) : enabeld 09. DS_LCLK (12) : disabled 10. PPT (23) : enabeld 11. TDC (24) : enabeld 12. THERMAL (33) : enabeld 13. RM (35) : disabled ...... after: features high: 0x00000623 low: 0xb3cdaffb 00. DPM_PREFETCHER ( 0) : enabeld 01. DPM_GFXCLK ( 1) : enabeld 02. DPM_GFX_PACE ( 2) : disabled 03. DPM_UCLK ( 3) : enabeld 04. DPM_SOCCLK ( 4) : enabeld 05. DPM_MP0CLK ( 5) : enabeld 06. DPM_LINK ( 6) : enabeld 07. DPM_DCEFCLK ( 7) : enabeld 08. MEM_VDDCI_SCALING ( 8) : enabeld 09. MEM_MVDD_SCALING ( 9) : enabeld 10. DS_GFXCLK (10) : enabeld 11. DS_SOCCLK (11) : enabeld 12. DS_LCLK (12) : disabled 13. DS_DCEFCLK (13) : enabeld ...... Signed-off-by:
Kevin Wang <kevin1.wang@amd.com> Reviewed-by:
Kenneth Feng <kenneth.feng@amd.com> Reviewed-by:
Evan Quan <evan.quan@amd.com> Signed-off-by:
Alex Deucher <alexander.deucher@amd.com>
-
- 31 Jul, 2019 39 commits
-
-
Alex Deucher authored
Same as navi10. Reviewed-by:
Xiaojie Yuan <xiaojie.yuan@amd.com> Signed-off-by:
-
Dennis Li authored
some subblocks of gfx fail in inject test, disable them Signed-off-by:
Dennis Li <Dennis.Li@amd.com> Reviewed-by:
Tao Zhou <tao.zhou1@amd.com> Reviewed-by:
Hawking Zhang <Hawking.Zhang@amd.com> Signed-off-by:
-
Dennis Li authored
check gfx error count in both ras querry function and ras interrupt handler. gfx ras is still disabled by default due to known stability issue found in gpu reset. Signed-off-by:
-
Dennis Li authored
Add functions for RAS error inject and query error counter Signed-off-by:
-
Dennis Li authored
Signed-off-by:
-
Dennis Li authored
Signed-off-by:
-
Dennis Li authored
Add EDC registers to support VEGA20 RAS Signed-off-by:
-
Tao Zhou authored
error injection address is not in gpu address space Signed-off-by:
-
Tao Zhou authored
only ue and ce errors are supported Signed-off-by:
-
Tao Zhou authored
add err_data parameter in interrupt cb for ras clients Signed-off-by:
-
Tao Zhou authored
add error data as parameter for ras interrupt cb and process it Signed-off-by:
-
Tao Zhou authored
query umc ras error address, translate it to gpu 4k page view and save it. Signed-off-by:
-
Tao Zhou authored
add related registers, callback function and channel index table Signed-off-by:
-
Tao Zhou authored
more than one error address may be recorded in one query Signed-off-by:
-
Tao Zhou authored
remove the check of ErrorCodeExt v2: refine the if condition for ue counting Signed-off-by:
-
Tao Zhou authored
create new amdgpu_umc structure to for more umc settings in future and switch to the new structure Signed-off-by:
-
Tao Zhou authored
replace some 32bit macros with 64bit operations to simplify code Signed-off-by:
-
Tao Zhou authored
add 64 bits register access functions v2: implement 64 bit functions in low level Signed-off-by:
-
Tao Zhou authored
v1: increase ras ce/ue error count v2: log the number of correctable and uncorrectable errors Signed-off-by:
-
Hawking Zhang authored
check umc error count in both ras querry function and ras interrupt handler Signed-off-by:
-
Hawking Zhang authored
init umc callback function for vega20 in sw early init phase Signed-off-by:
-
Hawking Zhang authored
Implement umc query_ras_error_count function to support querry both correctable and uncorrectable error Signed-off-by:
-
Hawking Zhang authored
the change introduces IP headers for unified memory controller (umc) Signed-off-by:
-
Hawking Zhang authored
remote smu (rsmu) is a sub-block used as ip register interface, error handling, reset generation.etc Signed-off-by:
-
Hawking Zhang authored
This is common structure as UMC callback function Signed-off-by:
-
Hawking Zhang authored
the driver needs to program RSMU and UMC registers to support vega20 RAS feature Signed-off-by:
-
Hawking Zhang authored
These are common structures that can be included by IP specific source files Signed-off-by:
-
Alex Deucher authored
Unused. Acked-by:
Sam Ravnborg <sam@ravnborg.org> Signed-off-by:
-
Alex Deucher authored
And fix the fallout. Acked-by:
-
Alex Deucher authored
And fix the fallout. Acked-by:
-
Alex Deucher authored
And fix up the fallout. Acked-by:
-
Alex Deucher authored
And fix the fallout. Acked-by:
-
Alex Deucher authored
And fix the fallout. Acked-by:
-
Alex Deucher authored
Unused. Acked-by:
-
Alex Deucher authored
Unused. Acked-by:
-
Evan Quan authored
Per current logics, the features to enable are determined together by driver and pptable. This is not efficient in co-debug with firmware team. Signed-off-by:
-
Hawking Zhang authored
we should pass irq type, instead of irq client id, to irq_get/put interface Signed-off-by:
Feifei Xu <Feifei.Xu@amd.com> Signed-off-by:
-
Evan Quan authored
The power limit retrieval should be done per asic. Since we may need to lookup in the pptable and that's really asic specific. Signed-off-by:
-
Evan Quan authored
There may be 1Mhz delta between target and actual frequency. That should be taken into consideration for current level check. Signed-off-by:
-
