- 29 Aug, 2019 28 commits
-
-
Bhawanpreet Lakha authored
rename VM_CONTEXT0 to MMVM_CONTEXT0 as that is the name defined in the register files Acked-by:
Harry Wentland <harry.wentland@amd.com> Signed-off-by:
Bhawanpreet Lakha <Bhawanpreet.Lakha@amd.com> Signed-off-by:
Alex Deucher <alexander.deucher@amd.com>
-
Bhawanpreet Lakha authored
DML provides the display configuration validation as provided by the hw teams. Acked-by:
-
Bhawanpreet Lakha authored
Misc display related configuration details. Acked-by:
-
Bhawanpreet Lakha authored
Manages the renoir display resources (crtcs, phys, plls, etc.). v2: rebase (Alex) Acked-by:
-
Bhawanpreet Lakha authored
Controls display clocks and interfaces with powerplay for clock and power requirements. Acked-by:
-
Bhawanpreet Lakha authored
Controls the display hw's interface to memory. v2: rebase (Alex) Acked-by:
-
Bhawanpreet Lakha authored
These are the registers used to program the hubbub hw. Acked-by:
-
Bhawanpreet Lakha authored
This provides the interface to memory for the display hw. v2: minor cleanup (Alex) Acked-by:
-
Bhawanpreet Lakha authored
Provides the interface to configure display interrrupts on renoir. v2: rebase fix (Alex) Acked-by:
-
Bhawanpreet Lakha authored
This defines the interface for communicating requirements between DC and powerplay. Acked-by:
-
Bhawanpreet Lakha authored
These are the registers used to for the hw sequences for modesetting. Acked-by:
-
Bhawanpreet Lakha authored
These are the registers used to program the clock hw. Acked-by:
-
Bhawanpreet Lakha authored
add registers for dcn, clk, and renoir ip offsets v2: header cleanup (Alex) v3: Add DPCS registers (Hersen) Acked-by:
-
Prike Liang authored
add the get_dpm_ultimate_freq for supporting different swSMU. -v2: Handle the unsupported clock type and read smc message failed case and return error code. Move the smu12 uclk frequency retrieved logic to renoir ppt. -v3: Use goto clause to handle invalidate clk index. Add the limited tag for smu_get_dpm_uclk to avoid other likewise interface introduced. Signed-off-by:Prike Liang <Prike.Liang@amd.com> Reviewed-by:
Evan Quan <evan.quan@amd.com> Signed-off-by:
-
Prike Liang authored
Should populate DPM clocks tables during hw init,otherwise will suffer from invalidate table. Signed-off-by:
Aaron Liu <aaron.liu@amd.com> Signed-off-by:
-
Prike Liang authored
There is no driver message to enable/disable feature mask for APU. For the sake of APU reusing swSMU interface and assume APU supports all the feature. Signed-off-by:
-
Prike Liang authored
Init SDMA HW base configuration and enable idle INT for rn. Signed-off-by:
-
Tianci.Yin authored
Fix compute ring test failure in sriov scenario. Reviewed-by:
Christian König <christian.koenig@amd.com> Signed-off-by:
Tianci.Yin <tianci.yin@amd.com> Signed-off-by:
-
Tianci.Yin authored
stolen memory should be fixed in visible region. Reviewed-by:
-
Colin Ian King authored
There is a spelling mistake in a DRM_DEBUG_DRIVER debug message. Fix it. Signed-off-by:
Colin Ian King <colin.king@canonical.com> Signed-off-by:
-
Alex Deucher authored
No need to add new asic cases. This is a sw display implementation, so just drop the error message so when we add new asics, all we have to do is add the virtual dce IP module. Reviewed-by:
Xiaojie Yuan <xiaojie.yuan@amd.com> Signed-off-by:
-
Jean Delvare authored
Comparing adev->family with CHIP constants is not correct. adev->family can only be compared with AMDGPU_FAMILY constants and adev->asic_type is the struct member to compare with CHIP constants. They are separate identification spaces. Signed-off-by:
Jean Delvare <jdelvare@suse.de> Fixes: 62a37553 ("drm/amdgpu: add si implementation v10") Cc: Ken Wang <Qingqing.Wang@amd.com> Cc: Alex Deucher <alexander.deucher@amd.com> Cc: "Christian König" <christian.koenig@amd.com> Cc: "David (ChunMing) Zhou" <David1.Zhou@amd.com> Signed-off-by:
-
Jean Delvare authored
The driver does not support these sensors yet and there is no point in creating sysfs attributes which will always return an error. Signed-off-by:
-
Monk Liu authored
for SOC15/vega10 the BACO reset & mode1 would introduce vram lost in high end address range, current kmd's vram lost checking cannot catch it since it only check very ahead visible frame buffer v2: cover NV as well Signed-off-by:
Monk Liu <Monk.Liu@amd.com> Reviewed-by:
-
Xiaojie Yuan authored
jpeg pg depends on vcn pg Signed-off-by:
-
Xiaojie Yuan authored
Signed-off-by:
-
Xiaojie Yuan authored
Signed-off-by:
-
Hawking Zhang authored
in_suspend flag should be set in amdgpu_device_suspend/resume in pairs, instead of gfx10 ip suspend/resume function. Signed-off-by:
Hawking Zhang <Hawking.Zhang@amd.com> Reviewed-by:
-
- 27 Aug, 2019 12 commits
-
-
Aaron Liu authored
For picasso(adev->pdev->device == 0x15d8)&raven2(adev->rev_id >= 0x8), firmware is sufficient to support gfxoff. In commit 98f58ada, for picasso&raven2, return directly and cause gfxoff disabled. Fixes: 98f58ada ("drm/amdgpu/gfx9: update pg_flags after determining if gfx off is possible") Reviewed-by:
Huang Rui <ray.huang@amd.com> Reviewed-by:
-
Masahiro Yamada authored
Since commit 04d5e276 ("drm/amdgpu: Merge amdkfd into amdgpu"), drivers/gpu/drm/amd/amdkfd/Makefile does not contain any syntax that is understood by the build system. Signed-off-by:
Masahiro Yamada <yamada.masahiro@socionext.com> Signed-off-by:
-
Kai-Heng Feng authored
Needs ATPX rather than _PR3 to really turn off the dGPU. This can save ~5W when dGPU is runtime-suspended. Signed-off-by:
Kai-Heng Feng <kai.heng.feng@canonical.com> Signed-off-by:
-
YueHaibing authored
After commit a9f54ce3 ("drm/amd/display: Refactoring VTEM"), there is no caller in tree. Reported-by:
Hulk Robot <hulkci@huawei.com> Reviewed-by:
YueHaibing <yuehaibing@huawei.com> Signed-off-by:
-
Evan Quan authored
Fix for the commit below: drm/amd/powerplay: implment sysfs feature status function in smu Signed-off-by:
Kevin Wang <kevin1.wang@amd.com> Signed-off-by:
-
Evan Quan authored
Correct the settings for auto mode and skip the unnecessary settings for dcefclk and fclk. Signed-off-by:
-
Andrey Grodzovsky authored
Implement HW I2C enigne controller to be used by the RAS EEPROM table manager. This is based on code from ATITOOLs. v2: Rename the file and all function prefixes to smu_v11_0_i2c By Luben's observation always fill the TX fifo to full so we don't have garbadge interpreted by the slave as valid data. v3: Remove preemption disable as the HW I2C controller will not stop the clock on empty TX fifo and so it's not critical to keep not empty queue. Switch to fast mode 400 khz SCL clock for faster read and write. v5: Restore clock gating before releasing I2C bus and fix some style comments. v6: squash in warning fix, fix includes (Alex) Signed-off-by:
Andrey Grodzovsky <andrey.grodzovsky@amd.com> Reviewed-by:
Luben Tuikov <Luben.Tuikov@amd.com> Signed-off-by:
-
Andrey Grodzovsky authored
v2: PPSMC_MSG_RequestI2CBus seems not to work and so to avoid conflict over I2C bus and engine disable thermal control access to force SMU stop using the I2C bus until the issue is reslolved. Expose and call vega20_is_smc_ram_running to skip locking when SMU FW is not yet loaded. v3: Remove the prevoius hack as the SMU found the bug. v5: Typo fix Signed-off-by:
-
Andrey Grodzovsky authored
v3: Merge CKSVII2C_IC regs into exsisting headers. Signed-off-by:
-
Andrey Grodzovsky authored
Add RAS EEPROM table manager to eanble RAS errors to be stored upon appearance and retrived on driver load. v2: Fix some prints. v3: Fix checksum calculation. Make table record and header structs packed to do correct byte value sum. Fix record crossing EEPROM page boundry. v4: Fix byte sum val calculation for record - look at sizeof(record). Fix some style comments. v5: Add description to EEPROM_TABLE_RECORD_SIZE and syntax fixes. Signed-off-by:
-
Gang Ba authored
This reverts commit 4f8bc72f. It turned out that a single reserved queue wouldn't be sufficient for page fault handling. Signed-off-by:
Gang Ba <gaba@amd.com> Reviewed-by:
-
YueHaibing authored
If CONFIG_DRM_AMD_DC_DSC_SUPPORT is not set, build fails: drivers/gpu/drm/amd/amdgpu/../display/dc/dcn20/dcn20_hwseq.c: In function dcn20_hw_sequencer_construct: drivers/gpu/drm/amd/amdgpu/../display/dc/dcn20/dcn20_hwseq.c:2099:28: error: dcn20_dsc_pg_control undeclared (first use in this function); did you mean dcn20_dpp_pg_control? dc->hwss.dsc_pg_control = dcn20_dsc_pg_control; ^~~~~~~~~~~~~~~~~~~~ dcn20_dpp_pg_control Use CONFIG_DRM_AMD_DC_DSC_SUPPORT to guard this. Reported-by:
-
