sysfs-bus-coresight-devices-etm4x 18.4 KB
Newer Older
1
What:		/sys/bus/coresight/devices/etm<N>/enable_source
2 3 4 5 6 7 8 9 10
Date:		April 2015
KernelVersion:  4.01
Contact:        Mathieu Poirier <mathieu.poirier@linaro.org>
Description:	(RW) Enable/disable tracing on this specific trace entiry.
		Enabling a source implies the source has been configured
		properly and a sink has been identidifed for it.  The path
		of coresight components linking the source to the sink is
		configured and managed automatically by the coresight framework.

11
What:		/sys/bus/coresight/devices/etm<N>/cpu
12 13 14
Date:		April 2015
KernelVersion:	4.01
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
15
Description:	(Read) The CPU this tracing entity is associated with.
16

17
What:		/sys/bus/coresight/devices/etm<N>/nr_pe_cmp
18 19 20
Date:		April 2015
KernelVersion:	4.01
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
21
Description:	(Read) Indicates the number of PE comparator inputs that are
22 23
		available for tracing.

24
What:		/sys/bus/coresight/devices/etm<N>/nr_addr_cmp
25 26 27
Date:		April 2015
KernelVersion:	4.01
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
28
Description:	(Read) Indicates the number of address comparator pairs that are
29 30
		available for tracing.

31
What:		/sys/bus/coresight/devices/etm<N>/nr_cntr
32 33 34
Date:		April 2015
KernelVersion:	4.01
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
35
Description:	(Read) Indicates the number of counters that are available for
36 37
		tracing.

38
What:		/sys/bus/coresight/devices/etm<N>/nr_ext_inp
39 40 41
Date:		April 2015
KernelVersion:	4.01
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
42
Description:	(Read) Indicates how many external inputs are implemented.
43

44
What:		/sys/bus/coresight/devices/etm<N>/numcidc
45 46 47
Date:		April 2015
KernelVersion:	4.01
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
48
Description:	(Read) Indicates the number of Context ID comparators that are
49 50
		available for tracing.

51
What:		/sys/bus/coresight/devices/etm<N>/numvmidc
52 53 54
Date:		April 2015
KernelVersion:	4.01
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
55
Description:	(Read) Indicates the number of VMID comparators that are available
56 57
		for tracing.

58
What:		/sys/bus/coresight/devices/etm<N>/nrseqstate
59 60 61
Date:		April 2015
KernelVersion:	4.01
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
62
Description:	(Read) Indicates the number of sequencer states that are
63 64
		implemented.

65
What:		/sys/bus/coresight/devices/etm<N>/nr_resource
66 67 68
Date:		April 2015
KernelVersion:	4.01
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
69
Description:	(Read) Indicates the number of resource selection pairs that are
70 71
		available for tracing.

72
What:		/sys/bus/coresight/devices/etm<N>/nr_ss_cmp
73 74 75
Date:		April 2015
KernelVersion:	4.01
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
76
Description:	(Read) Indicates the number of single-shot comparator controls that
77
		are available for tracing.
78

79
What:		/sys/bus/coresight/devices/etm<N>/reset
80 81 82
Date:		April 2015
KernelVersion:	4.01
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
83
Description: 	(Write) Cancels all configuration on a trace unit and set it back
84 85
		to its boot configuration.

86
What:		/sys/bus/coresight/devices/etm<N>/mode
87 88 89 90 91 92 93
Date:		April 2015
KernelVersion:	4.01
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
Description: 	(RW) Controls various modes supported by this ETM, for example
		P0 instruction tracing, branch broadcast, cycle counting and
		context ID tracing.

94
What:		/sys/bus/coresight/devices/etm<N>/pe
95 96 97 98 99
Date:		April 2015
KernelVersion:	4.01
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
Description: 	(RW) Controls which PE to trace.

100
What:		/sys/bus/coresight/devices/etm<N>/event
101 102 103 104 105
Date:		April 2015
KernelVersion:	4.01
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
Description: 	(RW) Controls the tracing of arbitrary events from bank 0 to 3.

106
What:		/sys/bus/coresight/devices/etm<N>/event_instren
107 108 109 110
Date:		April 2015
KernelVersion:	4.01
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
Description: 	(RW) Controls the behavior of the events in bank 0 to 3.
111

112
What:		/sys/bus/coresight/devices/etm<N>/event_ts
113 114 115 116 117 118
Date:		April 2015
KernelVersion:	4.01
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
Description: 	(RW) Controls the insertion of global timestamps in the trace
		streams.

119
What:		/sys/bus/coresight/devices/etm<N>/syncfreq
120 121 122 123 124
Date:		April 2015
KernelVersion:	4.01
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
Description: 	(RW) Controls how often trace synchronization requests occur.

125
What:		/sys/bus/coresight/devices/etm<N>/cyc_threshold
126 127 128 129 130
Date:		April 2015
KernelVersion:	4.01
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
Description: 	(RW) Sets the threshold value for cycle counting.

131
What:		/sys/bus/coresight/devices/etm<N>/bb_ctrl
132 133 134 135 136
Date:		April 2015
KernelVersion:	4.01
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
Description: 	(RW) Controls which regions in the memory map are enabled to
		use branch broadcasting.
137

138
What:		/sys/bus/coresight/devices/etm<N>/event_vinst
139 140 141 142 143
Date:		April 2015
KernelVersion:	4.01
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
Description: 	(RW) Controls instruction trace filtering.

144
What:		/sys/bus/coresight/devices/etm<N>/s_exlevel_vinst
145 146 147 148 149 150
Date:		April 2015
KernelVersion:	4.01
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
Description: 	(RW) In Secure state, each bit controls whether instruction
		tracing is enabled for the corresponding exception level.

151
What:		/sys/bus/coresight/devices/etm<N>/ns_exlevel_vinst
152 153 154 155 156
Date:		April 2015
KernelVersion:	4.01
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
Description: 	(RW) In non-secure state, each bit controls whether instruction
		tracing is enabled for the corresponding exception level.
157

158
What:		/sys/bus/coresight/devices/etm<N>/addr_idx
159 160 161 162 163 164
Date:		April 2015
KernelVersion:	4.01
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
Description: 	(RW) Select which address comparator or pair (of comparators) to
		work with.

165
What:		/sys/bus/coresight/devices/etm<N>/addr_instdatatype
166 167 168 169 170
Date:		April 2015
KernelVersion:	4.01
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
Description: 	(RW) Controls what type of comparison the trace unit performs.

171
What:		/sys/bus/coresight/devices/etm<N>/addr_single
172 173 174 175 176
Date:		April 2015
KernelVersion:	4.01
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
Description: 	(RW) Used to setup single address comparator values.

177
What:		/sys/bus/coresight/devices/etm<N>/addr_range
178 179 180 181
Date:		April 2015
KernelVersion:	4.01
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
Description: 	(RW) Used to setup address range comparator values.
182

183
What:		/sys/bus/coresight/devices/etm<N>/seq_idx
184 185 186 187 188
Date:		April 2015
KernelVersion:	4.01
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
Description: 	(RW) Select which sequensor.

189
What:		/sys/bus/coresight/devices/etm<N>/seq_state
190 191 192 193 194
Date:		April 2015
KernelVersion:	4.01
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
Description: 	(RW) Use this to set, or read, the sequencer state.

195
What:		/sys/bus/coresight/devices/etm<N>/seq_event
196 197 198 199 200
Date:		April 2015
KernelVersion:	4.01
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
Description: 	(RW) Moves the sequencer state to a specific state.

201
What:		/sys/bus/coresight/devices/etm<N>/seq_reset_event
202 203 204 205 206
Date:		April 2015
KernelVersion:	4.01
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
Description: 	(RW) Moves the sequencer to state 0 when a programmed event
		occurs.
207

208
What:		/sys/bus/coresight/devices/etm<N>/cntr_idx
209 210 211 212 213
Date:		April 2015
KernelVersion:	4.01
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
Description: 	(RW) Select which counter unit to work with.

214
What:		/sys/bus/coresight/devices/etm<N>/cntrldvr
215 216 217 218 219 220
Date:		April 2015
KernelVersion:	4.01
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
Description: 	(RW) This sets or returns the reload count value of the
		specific counter.

221
What:		/sys/bus/coresight/devices/etm<N>/cntr_val
222 223 224 225 226 227
Date:		April 2015
KernelVersion:	4.01
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
Description: 	(RW) This sets or returns the current count value of the
                specific counter.

228
What:		/sys/bus/coresight/devices/etm<N>/cntr_ctrl
229 230 231 232
Date:		April 2015
KernelVersion:	4.01
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
Description: 	(RW) Controls the operation of the selected counter.
233

234
What:		/sys/bus/coresight/devices/etm<N>/res_idx
235 236 237 238 239
Date:		April 2015
KernelVersion:	4.01
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
Description: 	(RW) Select which resource selection unit to work with.

240
What:		/sys/bus/coresight/devices/etm<N>/res_ctrl
241 242 243 244
Date:		April 2015
KernelVersion:	4.01
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
Description: 	(RW) Controls the selection of the resources in the trace unit.
245

246
What:		/sys/bus/coresight/devices/etm<N>/ctxid_idx
247 248 249 250 251
Date:		April 2015
KernelVersion:	4.01
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
Description:	(RW) Select which context ID comparator to work with.

252
What:		/sys/bus/coresight/devices/etm<N>/ctxid_pid
253 254 255 256 257
Date:		April 2015
KernelVersion:	4.01
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
Description:	(RW) Get/Set the context ID comparator value to trigger on.

258
What:		/sys/bus/coresight/devices/etm<N>/ctxid_masks
259 260 261 262 263
Date:		April 2015
KernelVersion:	4.01
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
Description:	(RW) Mask for all 8 context ID comparator value
		registers (if implemented).
264

265
What:		/sys/bus/coresight/devices/etm<N>/vmid_idx
266 267 268 269 270
Date:		April 2015
KernelVersion:	4.01
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
Description:	(RW) Select which virtual machine ID comparator to work with.

271
What:		/sys/bus/coresight/devices/etm<N>/vmid_val
272 273 274 275 276 277
Date:		April 2015
KernelVersion:	4.01
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
Description:	(RW) Get/Set the virtual machine ID comparator value to
		trigger on.

278
What:		/sys/bus/coresight/devices/etm<N>/vmid_masks
279 280 281 282 283
Date:		April 2015
KernelVersion:	4.01
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
Description:	(RW) Mask for all 8 virtual machine ID comparator value
		registers (if implemented).
284

285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302
What:		/sys/bus/coresight/devices/etm<N>/addr_exlevel_s_ns
Date:		December 2019
KernelVersion:	5.5
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
Description:	(RW) Set the Exception Level matching bits for secure and
		non-secure exception levels.

What:		/sys/bus/coresight/devices/etm<N>/vinst_pe_cmp_start_stop
Date:		December 2019
KernelVersion:	5.5
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
Description:	(RW) Access the start stop control register for PE input
		comparators.

What:		/sys/bus/coresight/devices/etm<N>/addr_cmp_view
Date:		December 2019
KernelVersion:	5.5
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
303
Description:	(Read) Print the current settings for the selected address
304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321
		comparator.

What:		/sys/bus/coresight/devices/etm<N>/sshot_idx
Date:		December 2019
KernelVersion:	5.5
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
Description:	(RW) Select the single shot control register to access.

What:		/sys/bus/coresight/devices/etm<N>/sshot_ctrl
Date:		December 2019
KernelVersion:	5.5
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
Description:	(RW) Access the selected single shot control register.

What:		/sys/bus/coresight/devices/etm<N>/sshot_status
Date:		December 2019
KernelVersion:	5.5
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
322
Description:	(Read) Print the current value of the selected single shot
323 324 325 326 327 328 329 330 331
		status register.

What:		/sys/bus/coresight/devices/etm<N>/sshot_pe_ctrl
Date:		December 2019
KernelVersion:	5.5
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
Description:	(RW) Access the selected single show PE comparator control
		register.

332
What:		/sys/bus/coresight/devices/etm<N>/mgmt/trcoslsr
333 334 335
Date:		April 2015
KernelVersion:	4.01
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
336
Description:	(Read) Print the content of the OS Lock Status Register (0x304).
337 338
		The value it taken directly  from the HW.

339
What:		/sys/bus/coresight/devices/etm<N>/mgmt/trcpdcr
340 341 342
Date:		April 2015
KernelVersion:	4.01
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
343
Description:	(Read) Print the content of the Power Down Control Register
344 345
		(0x310).  The value is taken directly from the HW.

346
What:		/sys/bus/coresight/devices/etm<N>/mgmt/trcpdsr
347 348 349
Date:		April 2015
KernelVersion:	4.01
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
350
Description:	(Read) Print the content of the Power Down Status Register
351 352
		(0x314).  The value is taken directly from the HW.

353
What:		/sys/bus/coresight/devices/etm<N>/mgmt/trclsr
354 355 356
Date:		April 2015
KernelVersion:	4.01
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
357
Description:	(Read) Print the content of the SW Lock Status Register
358 359
		(0xFB4).  The value is taken directly from the HW.

360
What:		/sys/bus/coresight/devices/etm<N>/mgmt/trcauthstatus
361 362 363
Date:		April 2015
KernelVersion:	4.01
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
364
Description:	(Read) Print the content of the Authentication Status Register
365 366
		(0xFB8).  The value is taken directly from the HW.

367
What:		/sys/bus/coresight/devices/etm<N>/mgmt/trcdevid
368 369 370
Date:		April 2015
KernelVersion:	4.01
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
371
Description:	(Read) Print the content of the Device ID Register
372 373
		(0xFC8).  The value is taken directly from the HW.

374
What:		/sys/bus/coresight/devices/etm<N>/mgmt/trcdevtype
375 376 377
Date:		April 2015
KernelVersion:	4.01
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
378
Description:	(Read) Print the content of the Device Type Register
379 380
		(0xFCC).  The value is taken directly from the HW.

381
What:		/sys/bus/coresight/devices/etm<N>/mgmt/trcpidr0
382 383 384
Date:		April 2015
KernelVersion:	4.01
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
385
Description:	(Read) Print the content of the Peripheral ID0 Register
386 387
		(0xFE0).  The value is taken directly from the HW.

388
What:		/sys/bus/coresight/devices/etm<N>/mgmt/trcpidr1
389 390 391
Date:		April 2015
KernelVersion:	4.01
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
392
Description:	(Read) Print the content of the Peripheral ID1 Register
393 394
		(0xFE4).  The value is taken directly from the HW.

395
What:		/sys/bus/coresight/devices/etm<N>/mgmt/trcpidr2
396 397 398
Date:		April 2015
KernelVersion:	4.01
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
399
Description:	(Read) Print the content of the Peripheral ID2 Register
400 401
		(0xFE8).  The value is taken directly from the HW.

402
What:		/sys/bus/coresight/devices/etm<N>/mgmt/trcpidr3
403 404 405
Date:		April 2015
KernelVersion:	4.01
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
406
Description:	(Read) Print the content of the Peripheral ID3 Register
407
		(0xFEC).  The value is taken directly from the HW.
408

409
What:		/sys/bus/coresight/devices/etm<N>/mgmt/trcconfig
410 411 412
Date:		February 2016
KernelVersion:	4.07
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
413
Description:	(Read) Print the content of the trace configuration register
414 415
		(0x010) as currently set by SW.

416
What:		/sys/bus/coresight/devices/etm<N>/mgmt/trctraceid
417 418 419
Date:		February 2016
KernelVersion:	4.07
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
420
Description:	(Read) Print the content of the trace ID register (0x040).
421

422
What:		/sys/bus/coresight/devices/etm<N>/trcidr/trcidr0
423 424 425
Date:		April 2015
KernelVersion:	4.01
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
426
Description:	(Read) Returns the tracing capabilities of the trace unit (0x1E0).
427 428
		The value is taken directly from the HW.

429
What:		/sys/bus/coresight/devices/etm<N>/trcidr/trcidr1
430 431 432
Date:		April 2015
KernelVersion:	4.01
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
433
Description:	(Read) Returns the tracing capabilities of the trace unit (0x1E4).
434 435
		The value is taken directly from the HW.

436
What:		/sys/bus/coresight/devices/etm<N>/trcidr/trcidr2
437 438 439
Date:		April 2015
KernelVersion:	4.01
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
440
Description:	(Read) Returns the maximum size of the data value, data address,
441 442 443
		VMID, context ID and instuction address in the trace unit
		(0x1E8).  The value is taken directly from the HW.

444
What:		/sys/bus/coresight/devices/etm<N>/trcidr/trcidr3
445 446 447
Date:		April 2015
KernelVersion:	4.01
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
448
Description:	(Read) Returns the value associated with various resources
449 450 451 452
		available to the trace unit.  See the Trace Macrocell
		architecture specification for more details (0x1E8).
		The value is taken directly from the HW.

453
What:		/sys/bus/coresight/devices/etm<N>/trcidr/trcidr4
454 455 456
Date:		April 2015
KernelVersion:	4.01
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
457
Description:	(Read) Returns how many resources the trace unit supports (0x1F0).
458 459
		The value is taken directly from the HW.

460
What:		/sys/bus/coresight/devices/etm<N>/trcidr/trcidr5
461 462 463
Date:		April 2015
KernelVersion:	4.01
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
464
Description:	(Read) Returns how many resources the trace unit supports (0x1F4).
465 466
		The value is taken directly from the HW.

467
What:		/sys/bus/coresight/devices/etm<N>/trcidr/trcidr8
468 469 470
Date:		April 2015
KernelVersion:	4.01
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
471
Description:	(Read) Returns the maximum speculation depth of the instruction
472 473
		trace stream. (0x180).  The value is taken directly from the HW.

474
What:		/sys/bus/coresight/devices/etm<N>/trcidr/trcidr9
475 476 477
Date:		April 2015
KernelVersion:	4.01
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
478
Description:	(Read) Returns the number of P0 right-hand keys that the trace unit
479 480
		can use (0x184).  The value is taken directly from the HW.

481
What:		/sys/bus/coresight/devices/etm<N>/trcidr/trcidr10
482 483 484
Date:		April 2015
KernelVersion:	4.01
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
485
Description:	(Read) Returns the number of P1 right-hand keys that the trace unit
486 487
		can use (0x188).  The value is taken directly from the HW.

488
What:		/sys/bus/coresight/devices/etm<N>/trcidr/trcidr11
489 490 491
Date:		April 2015
KernelVersion:	4.01
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
492
Description:	(Read) Returns the number of special P1 right-hand keys that the
493 494 495
		trace unit can use (0x18C).  The value is taken directly from
		the HW.

496
What:		/sys/bus/coresight/devices/etm<N>/trcidr/trcidr12
497 498 499
Date:		April 2015
KernelVersion:	4.01
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
500
Description:	(Read) Returns the number of conditional P1 right-hand keys that
501 502 503
		the trace unit can use (0x190).  The value is taken directly
		from the HW.

504
What:		/sys/bus/coresight/devices/etm<N>/trcidr/trcidr13
505 506 507
Date:		April 2015
KernelVersion:	4.01
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
508
Description:	(Read) Returns the number of special conditional P1 right-hand keys
509 510
		that the trace unit can use (0x194).  The value is taken
		directly from the HW.