cpuinfo.c 3.17 KB
Newer Older
1 2 3 4 5 6 7 8 9 10
/*
 * Copyright (C) 2007-2009 Michal Simek <monstr@monstr.eu>
 * Copyright (C) 2007-2009 PetaLogix
 * Copyright (C) 2007 John Williams <john.williams@petalogix.com>
 *
 * This file is subject to the terms and conditions of the GNU General Public
 * License. See the file "COPYING" in the main directory of this archive
 * for more details.
 */

11
#include <linux/clk.h>
12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28
#include <linux/init.h>
#include <asm/cpuinfo.h>
#include <asm/pvr.h>

const struct cpu_ver_key cpu_ver_lookup[] = {
	/* These key value are as per MBV field in PVR0 */
	{"5.00.a", 0x01},
	{"5.00.b", 0x02},
	{"5.00.c", 0x03},
	{"6.00.a", 0x04},
	{"6.00.b", 0x06},
	{"7.00.a", 0x05},
	{"7.00.b", 0x07},
	{"7.10.a", 0x08},
	{"7.10.b", 0x09},
	{"7.10.c", 0x0a},
	{"7.10.d", 0x0b},
29 30
	{"7.20.a", 0x0c},
	{"7.20.b", 0x0d},
31
	{"7.20.c", 0x0e},
32
	{"7.20.d", 0x0f},
33
	{"7.30.a", 0x10},
34 35
	{"7.30.b", 0x11},
	{"8.00.a", 0x12},
36
	{"8.00.b", 0x13},
37
	{"8.10.a", 0x14},
38
	{"8.20.a", 0x15},
39 40
	{"8.20.b", 0x16},
	{"8.30.a", 0x17},
41 42
	{"8.40.a", 0x18},
	{"8.40.b", 0x19},
43
	{"8.50.a", 0x1a},
44 45
	{"8.50.b", 0x1c},
	{"8.50.c", 0x1e},
46 47
	{"9.0", 0x1b},
	{"9.1", 0x1d},
48 49
	{"9.2", 0x1f},
	{"9.3", 0x20},
50 51
	{"9.4", 0x21},
	{"9.5", 0x22},
52 53
	{"9.6", 0x23},
	{"10.0", 0x24},
54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69
	{NULL, 0},
};

/*
 * FIXME Not sure if the actual key is defined by Xilinx in the PVR
 */
const struct family_string_key family_string_lookup[] = {
	{"virtex2", 0x4},
	{"virtex2pro", 0x5},
	{"spartan3", 0x6},
	{"virtex4", 0x7},
	{"virtex5", 0x8},
	{"spartan3e", 0x9},
	{"spartan3a", 0xa},
	{"spartan3an", 0xb},
	{"spartan3adsp", 0xc},
70 71
	{"spartan6", 0xd},
	{"virtex6", 0xe},
72
	{"virtex7", 0xf},
73 74
	/* FIXME There is no key code defined for spartan2 */
	{"spartan2", 0xf0},
75 76 77
	{"kintex7", 0x10},
	{"artix7", 0x11},
	{"zynq7000", 0x12},
78 79
	{"UltraScale Virtex", 0x13},
	{"UltraScale Kintex", 0x14},
80 81 82 83
	{"UltraScale+ Zynq", 0x15},
	{"UltraScale+ Virtex", 0x16},
	{"UltraScale+ Kintex", 0x17},
	{"Spartan7", 0x18},
84 85 86 87
	{NULL, 0},
};

struct cpuinfo cpuinfo;
88
static struct device_node *cpu;
89 90 91

void __init setup_cpuinfo(void)
{
92
	cpu = of_get_cpu_node(0, NULL);
93
	if (!cpu)
94
		pr_err("You don't have cpu or are missing cpu reg property!!!\n");
95

96
	pr_info("%s: initialising\n", __func__);
97 98 99

	switch (cpu_has_pvr()) {
	case 0:
100
		pr_warn("%s: No PVR support. Using static CPU info from FDT\n",
101 102 103
			__func__);
		set_cpuinfo_static(&cpuinfo, cpu);
		break;
104
/* FIXME I found weird behavior with MB 7.00.a/b 7.10.a
105 106
 * please do not use FULL PVR with MMU */
	case 1:
107
		pr_info("%s: Using full CPU PVR support\n",
108 109 110 111 112
			__func__);
		set_cpuinfo_static(&cpuinfo, cpu);
		set_cpuinfo_pvr_full(&cpuinfo, cpu);
		break;
	default:
113
		pr_warn("%s: Unsupported PVR setting\n", __func__);
114 115
		set_cpuinfo_static(&cpuinfo, cpu);
	}
116 117

	if (cpuinfo.mmu_privins)
118
		pr_warn("%s: Stream instructions enabled"
119
			" - USERSPACE CAN LOCK THIS KERNEL!\n", __func__);
120 121

	of_node_put(cpu);
122
}
123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141

void __init setup_cpuinfo_clk(void)
{
	struct clk *clk;

	clk = of_clk_get(cpu, 0);
	if (IS_ERR(clk)) {
		pr_err("ERROR: CPU CCF input clock not found\n");
		/* take timebase-frequency from DTS */
		cpuinfo.cpu_clock_freq = fcpu(cpu, "timebase-frequency");
	} else {
		cpuinfo.cpu_clock_freq = clk_get_rate(clk);
	}

	if (!cpuinfo.cpu_clock_freq) {
		pr_err("ERROR: CPU clock frequency not setup\n");
		BUG();
	}
}