Add missing preprocessor conditions to secondary reset vector code.

Fixes: 09af39f6 ("xtensa: use register window specific opcodes only when present")
Signed-off-by: Max Filippov <jcmvbkbc@gmail.com>