• Roland Hii's avatar
    igb: add conditions for I210 to generate periodic clock output · 569f3b3d
    Roland Hii authored
    In general case the maximum supported half cycle time of the synchronized
    output clock is 70msec. Slower half cycle time than 70msec can be
    programmed also as long as the output clock is synchronized to whole
    seconds, useful specifically for generating a 1Hz clock.
    
    Permitted values for the clock half cycle time are: 125,000,000 decimal,
    250,000,000 decimal and 500,000,000 decimal (equals to 125msec, 250msec
    and 500msec respectively).
    
    Before this patch, only the half cycle time of less than or equal to 70msec
    uses the I210 clock output function. This patch adds additional conditions
    when half cycle time is equal to 125msec or 250msec or 500msec to use
    clock output function.
    
    Under other conditions, interrupt driven target time output events method
    is still used to generate the desired clock output.
    Signed-off-by: default avatarRoland Hii <roland.king.guan.hii@intel.com>
    Tested-by: default avatarAaron Brown <aaron.f.brown@intel.com>
    Signed-off-by: default avatarJeff Kirsher <jeffrey.t.kirsher@intel.com>
    569f3b3d
igb_ptp.c 33.5 KB