Commit 0582c0fa authored by Kim, Milo's avatar Kim, Milo Committed by Samuel Ortiz

mfd: tps65910: Fix wrong ack_base register

The interrupt status registers of TPS65910/1 should be cleared
when the associated interrupt event occurs.
This work is done in the regmap irq thread - using 'ack_base' register.
The ACK registers should be fixed as status register, not mask registers.

This patch fixes the infinite interrupt event problem by clearing
interrupt status registers.

Tested on the AM3517 Craneboard.
Signed-off-by: default avatarMilo(Woogyom) Kim <milo.kim@ti.com>
Acked-by: default avatarLaxman Dewangan <ldewangan@nvidia.com>
Signed-off-by: default avatarSamuel Ortiz <sameo@linux.intel.com>
parent 0e5fca81
...@@ -211,7 +211,7 @@ static struct regmap_irq_chip tps65911_irq_chip = { ...@@ -211,7 +211,7 @@ static struct regmap_irq_chip tps65911_irq_chip = {
.irq_reg_stride = 2, .irq_reg_stride = 2,
.status_base = TPS65910_INT_STS, .status_base = TPS65910_INT_STS,
.mask_base = TPS65910_INT_MSK, .mask_base = TPS65910_INT_MSK,
.ack_base = TPS65910_INT_MSK, .ack_base = TPS65910_INT_STS,
}; };
static struct regmap_irq_chip tps65910_irq_chip = { static struct regmap_irq_chip tps65910_irq_chip = {
...@@ -222,7 +222,7 @@ static struct regmap_irq_chip tps65910_irq_chip = { ...@@ -222,7 +222,7 @@ static struct regmap_irq_chip tps65910_irq_chip = {
.irq_reg_stride = 2, .irq_reg_stride = 2,
.status_base = TPS65910_INT_STS, .status_base = TPS65910_INT_STS,
.mask_base = TPS65910_INT_MSK, .mask_base = TPS65910_INT_MSK,
.ack_base = TPS65910_INT_MSK, .ack_base = TPS65910_INT_STS,
}; };
static int tps65910_irq_init(struct tps65910 *tps65910, int irq, static int tps65910_irq_init(struct tps65910 *tps65910, int irq,
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment