Skip to content

L
linux
Commit 06930a1f authored by Geert Uytterhoeven's avatar Geert Uytterhoeven Committed by Simon Horman
Browse files
Options

ARM: dts: r8a7794: Add SCIF fallback compatibility strings 

Signed-off-by: default avatarGeert Uytterhoeven <geert+renesas@glider.be>
Signed-off-by: default avatarSimon Horman <horms+renesas@verge.net.au>
parent 3ffc90a3
Hide whitespace changes
Inline Side-by-side
Showing with 36 additions and 18 deletions
arch/arm/boot/dts/r8a7794.dtsi
View file @ 06930a1f
...@@ -282,7 +282,8 @@ GIC_SPI 317 IRQ_TYPE_LEVEL_HIGH ...@@ -282,7 +282,8 @@ GIC_SPI 317 IRQ_TYPE_LEVEL_HIGH
}; };
scifa0: serial@e6c40000 { scifa0: serial@e6c40000 {
compatible = "renesas,scifa-r8a7794", "renesas,scifa"; compatible = "renesas,scifa-r8a7794",
"renesas,rcar-gen2-scifa", "renesas,scifa";
reg = <0 0xe6c40000 0 64>; reg = <0 0xe6c40000 0 64>;
interrupts = <GIC_SPI 144 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 144 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp2_clks R8A7794_CLK_SCIFA0>; clocks = <&mstp2_clks R8A7794_CLK_SCIFA0>;
...@@ -294,7 +295,8 @@ scifa0: serial@e6c40000 { ...@@ -294,7 +295,8 @@ scifa0: serial@e6c40000 {
}; };
scifa1: serial@e6c50000 { scifa1: serial@e6c50000 {
compatible = "renesas,scifa-r8a7794", "renesas,scifa"; compatible = "renesas,scifa-r8a7794",
"renesas,rcar-gen2-scifa", "renesas,scifa";
reg = <0 0xe6c50000 0 64>; reg = <0 0xe6c50000 0 64>;
interrupts = <GIC_SPI 145 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 145 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp2_clks R8A7794_CLK_SCIFA1>; clocks = <&mstp2_clks R8A7794_CLK_SCIFA1>;
...@@ -306,7 +308,8 @@ scifa1: serial@e6c50000 { ...@@ -306,7 +308,8 @@ scifa1: serial@e6c50000 {
}; };
scifa2: serial@e6c60000 { scifa2: serial@e6c60000 {
compatible = "renesas,scifa-r8a7794", "renesas,scifa"; compatible = "renesas,scifa-r8a7794",
"renesas,rcar-gen2-scifa", "renesas,scifa";
reg = <0 0xe6c60000 0 64>; reg = <0 0xe6c60000 0 64>;
interrupts = <GIC_SPI 151 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 151 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp2_clks R8A7794_CLK_SCIFA2>; clocks = <&mstp2_clks R8A7794_CLK_SCIFA2>;
...@@ -318,7 +321,8 @@ scifa2: serial@e6c60000 { ...@@ -318,7 +321,8 @@ scifa2: serial@e6c60000 {
}; };
scifa3: serial@e6c70000 { scifa3: serial@e6c70000 {
compatible = "renesas,scifa-r8a7794", "renesas,scifa"; compatible = "renesas,scifa-r8a7794",
"renesas,rcar-gen2-scifa", "renesas,scifa";
reg = <0 0xe6c70000 0 64>; reg = <0 0xe6c70000 0 64>;
interrupts = <GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp11_clks R8A7794_CLK_SCIFA3>; clocks = <&mstp11_clks R8A7794_CLK_SCIFA3>;
...@@ -330,7 +334,8 @@ scifa3: serial@e6c70000 { ...@@ -330,7 +334,8 @@ scifa3: serial@e6c70000 {
}; };
scifa4: serial@e6c78000 { scifa4: serial@e6c78000 {
compatible = "renesas,scifa-r8a7794", "renesas,scifa"; compatible = "renesas,scifa-r8a7794",
"renesas,rcar-gen2-scifa", "renesas,scifa";
reg = <0 0xe6c78000 0 64>; reg = <0 0xe6c78000 0 64>;
interrupts = <GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp11_clks R8A7794_CLK_SCIFA4>; clocks = <&mstp11_clks R8A7794_CLK_SCIFA4>;
...@@ -342,7 +347,8 @@ scifa4: serial@e6c78000 { ...@@ -342,7 +347,8 @@ scifa4: serial@e6c78000 {
}; };
scifa5: serial@e6c80000 { scifa5: serial@e6c80000 {
compatible = "renesas,scifa-r8a7794", "renesas,scifa"; compatible = "renesas,scifa-r8a7794",
"renesas,rcar-gen2-scifa", "renesas,scifa";
reg = <0 0xe6c80000 0 64>; reg = <0 0xe6c80000 0 64>;
interrupts = <GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp11_clks R8A7794_CLK_SCIFA5>; clocks = <&mstp11_clks R8A7794_CLK_SCIFA5>;
...@@ -354,7 +360,8 @@ scifa5: serial@e6c80000 { ...@@ -354,7 +360,8 @@ scifa5: serial@e6c80000 {
}; };
scifb0: serial@e6c20000 { scifb0: serial@e6c20000 {
compatible = "renesas,scifb-r8a7794", "renesas,scifb"; compatible = "renesas,scifb-r8a7794",
"renesas,rcar-gen2-scifb", "renesas,scifb";
reg = <0 0xe6c20000 0 64>; reg = <0 0xe6c20000 0 64>;
interrupts = <GIC_SPI 148 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 148 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp2_clks R8A7794_CLK_SCIFB0>; clocks = <&mstp2_clks R8A7794_CLK_SCIFB0>;
...@@ -366,7 +373,8 @@ scifb0: serial@e6c20000 { ...@@ -366,7 +373,8 @@ scifb0: serial@e6c20000 {
}; };
scifb1: serial@e6c30000 { scifb1: serial@e6c30000 {
compatible = "renesas,scifb-r8a7794", "renesas,scifb"; compatible = "renesas,scifb-r8a7794",
"renesas,rcar-gen2-scifb", "renesas,scifb";
reg = <0 0xe6c30000 0 64>; reg = <0 0xe6c30000 0 64>;
interrupts = <GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp2_clks R8A7794_CLK_SCIFB1>; clocks = <&mstp2_clks R8A7794_CLK_SCIFB1>;
...@@ -378,7 +386,8 @@ scifb1: serial@e6c30000 { ...@@ -378,7 +386,8 @@ scifb1: serial@e6c30000 {
}; };
scifb2: serial@e6ce0000 { scifb2: serial@e6ce0000 {
compatible = "renesas,scifb-r8a7794", "renesas,scifb"; compatible = "renesas,scifb-r8a7794",
"renesas,rcar-gen2-scifb", "renesas,scifb";
reg = <0 0xe6ce0000 0 64>; reg = <0 0xe6ce0000 0 64>;
interrupts = <GIC_SPI 150 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 150 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp2_clks R8A7794_CLK_SCIFB2>; clocks = <&mstp2_clks R8A7794_CLK_SCIFB2>;
...@@ -390,7 +399,8 @@ scifb2: serial@e6ce0000 { ...@@ -390,7 +399,8 @@ scifb2: serial@e6ce0000 {
}; };
scif0: serial@e6e60000 { scif0: serial@e6e60000 {
compatible = "renesas,scif-r8a7794", "renesas,scif"; compatible = "renesas,scif-r8a7794", "renesas,rcar-gen2-scif",
"renesas,scif";
reg = <0 0xe6e60000 0 64>; reg = <0 0xe6e60000 0 64>;
interrupts = <GIC_SPI 152 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 152 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp7_clks R8A7794_CLK_SCIF0>; clocks = <&mstp7_clks R8A7794_CLK_SCIF0>;
...@@ -402,7 +412,8 @@ scif0: serial@e6e60000 { ...@@ -402,7 +412,8 @@ scif0: serial@e6e60000 {
}; };
scif1: serial@e6e68000 { scif1: serial@e6e68000 {
compatible = "renesas,scif-r8a7794", "renesas,scif"; compatible = "renesas,scif-r8a7794", "renesas,rcar-gen2-scif",
"renesas,scif";
reg = <0 0xe6e68000 0 64>; reg = <0 0xe6e68000 0 64>;
interrupts = <GIC_SPI 153 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 153 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp7_clks R8A7794_CLK_SCIF1>; clocks = <&mstp7_clks R8A7794_CLK_SCIF1>;
...@@ -414,7 +425,8 @@ scif1: serial@e6e68000 { ...@@ -414,7 +425,8 @@ scif1: serial@e6e68000 {
}; };
scif2: serial@e6e58000 { scif2: serial@e6e58000 {
compatible = "renesas,scif-r8a7794", "renesas,scif"; compatible = "renesas,scif-r8a7794", "renesas,rcar-gen2-scif",
"renesas,scif";
reg = <0 0xe6e58000 0 64>; reg = <0 0xe6e58000 0 64>;
interrupts = <GIC_SPI 22 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 22 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp7_clks R8A7794_CLK_SCIF2>; clocks = <&mstp7_clks R8A7794_CLK_SCIF2>;
...@@ -426,7 +438,8 @@ scif2: serial@e6e58000 { ...@@ -426,7 +438,8 @@ scif2: serial@e6e58000 {
}; };
scif3: serial@e6ea8000 { scif3: serial@e6ea8000 {
compatible = "renesas,scif-r8a7794", "renesas,scif"; compatible = "renesas,scif-r8a7794", "renesas,rcar-gen2-scif",
"renesas,scif";
reg = <0 0xe6ea8000 0 64>; reg = <0 0xe6ea8000 0 64>;
interrupts = <GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp7_clks R8A7794_CLK_SCIF3>; clocks = <&mstp7_clks R8A7794_CLK_SCIF3>;
...@@ -438,7 +451,8 @@ scif3: serial@e6ea8000 { ...@@ -438,7 +451,8 @@ scif3: serial@e6ea8000 {
}; };
scif4: serial@e6ee0000 { scif4: serial@e6ee0000 {
compatible = "renesas,scif-r8a7794", "renesas,scif"; compatible = "renesas,scif-r8a7794", "renesas,rcar-gen2-scif",
"renesas,scif";
reg = <0 0xe6ee0000 0 64>; reg = <0 0xe6ee0000 0 64>;
interrupts = <GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp7_clks R8A7794_CLK_SCIF4>; clocks = <&mstp7_clks R8A7794_CLK_SCIF4>;
...@@ -450,7 +464,8 @@ scif4: serial@e6ee0000 { ...@@ -450,7 +464,8 @@ scif4: serial@e6ee0000 {
}; };
scif5: serial@e6ee8000 { scif5: serial@e6ee8000 {
compatible = "renesas,scif-r8a7794", "renesas,scif"; compatible = "renesas,scif-r8a7794", "renesas,rcar-gen2-scif",
"renesas,scif";
reg = <0 0xe6ee8000 0 64>; reg = <0 0xe6ee8000 0 64>;
interrupts = <GIC_SPI 25 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 25 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp7_clks R8A7794_CLK_SCIF5>; clocks = <&mstp7_clks R8A7794_CLK_SCIF5>;
...@@ -462,7 +477,8 @@ scif5: serial@e6ee8000 { ...@@ -462,7 +477,8 @@ scif5: serial@e6ee8000 {
}; };
hscif0: serial@e62c0000 { hscif0: serial@e62c0000 {
compatible = "renesas,hscif-r8a7794", "renesas,hscif"; compatible = "renesas,hscif-r8a7794",
"renesas,rcar-gen2-hscif", "renesas,hscif";
reg = <0 0xe62c0000 0 96>; reg = <0 0xe62c0000 0 96>;
interrupts = <GIC_SPI 154 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 154 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp7_clks R8A7794_CLK_HSCIF0>; clocks = <&mstp7_clks R8A7794_CLK_HSCIF0>;
...@@ -474,7 +490,8 @@ hscif0: serial@e62c0000 { ...@@ -474,7 +490,8 @@ hscif0: serial@e62c0000 {
}; };
hscif1: serial@e62c8000 { hscif1: serial@e62c8000 {
compatible = "renesas,hscif-r8a7794", "renesas,hscif"; compatible = "renesas,hscif-r8a7794",
"renesas,rcar-gen2-hscif", "renesas,hscif";
reg = <0 0xe62c8000 0 96>; reg = <0 0xe62c8000 0 96>;
interrupts = <GIC_SPI 155 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 155 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp7_clks R8A7794_CLK_HSCIF1>; clocks = <&mstp7_clks R8A7794_CLK_HSCIF1>;
...@@ -486,7 +503,8 @@ hscif1: serial@e62c8000 { ...@@ -486,7 +503,8 @@ hscif1: serial@e62c8000 {
}; };
hscif2: serial@e62d0000 { hscif2: serial@e62d0000 {
compatible = "renesas,hscif-r8a7794", "renesas,hscif"; compatible = "renesas,hscif-r8a7794",
"renesas,rcar-gen2-hscif", "renesas,hscif";
reg = <0 0xe62d0000 0 96>; reg = <0 0xe62d0000 0 96>;
interrupts = <GIC_SPI 21 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 21 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp7_clks R8A7794_CLK_HSCIF2>; clocks = <&mstp7_clks R8A7794_CLK_HSCIF2>;
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment
GitLab Nexedi Edition | About GitLab | About Nexedi | 沪ICP备2021021310号-2 | 沪ICP备2021021310号-7