Skip to content

L
linux
Commit 0a4b04dc authored by Arnd Bergmann's avatar Arnd Bergmann
Browse files
Options

ARM: shmobile: use __iomem pointers for MMIO 

ARM is moving to stricter checks on readl/write functions,
so we need to use the correct types everywhere.

This patch is a bit ugly for shmobile, which is the only platform
that just uses integer literals all over the place, but I can't
see a better way to do this.
Acked-by: default avatarSimon Horman <horms@verge.net.au>
Cc: Magnus Damm <magnus.damm@gmail.com>
Cc: Kuninori Morimoto <kuninori.morimoto.gx@renesas.com>
Cc: Paul Mundt <lethal@linux-sh.org>
Cc: linux-sh@vger.kernel.org
Signed-off-by: default avatarArnd Bergmann <arnd@arndb.de>
parent 4cbe5a55
Hide whitespace changes
Inline Side-by-side
Showing with 255 additions and 249 deletions
arch/arm/mach-shmobile/board-ap4evb.c
View file @ 0a4b04dc
...@@ -432,7 +432,7 @@ static void usb1_host_port_power(int port, int power) ...@@ -432,7 +432,7 @@ static void usb1_host_port_power(int port, int power)
return; return;
/* set VBOUT/PWEN and EXTLP1 in DVSTCTR */ /* set VBOUT/PWEN and EXTLP1 in DVSTCTR */
__raw_writew(__raw_readw(0xE68B0008) | 0x600, 0xE68B0008); __raw_writew(__raw_readw(IOMEM(0xE68B0008)) | 0x600, IOMEM(0xE68B0008));
} }
static struct r8a66597_platdata usb1_host_data = { static struct r8a66597_platdata usb1_host_data = {
...@@ -1224,9 +1224,9 @@ static struct i2c_board_info i2c1_devices[] = { ...@@ -1224,9 +1224,9 @@ static struct i2c_board_info i2c1_devices[] = {
}; };
#define GPIO_PORT9CR 0xE6051009 #define GPIO_PORT9CR IOMEM(0xE6051009)
#define GPIO_PORT10CR 0xE605100A #define GPIO_PORT10CR IOMEM(0xE605100A)
#define USCCR1 0xE6058144 #define USCCR1 IOMEM(0xE6058144)
static void __init ap4evb_init(void) static void __init ap4evb_init(void)
{ {
u32 srcr4; u32 srcr4;
...@@ -1304,7 +1304,7 @@ static void __init ap4evb_init(void) ...@@ -1304,7 +1304,7 @@ static void __init ap4evb_init(void)
gpio_request(GPIO_FN_OVCN2_1, NULL); gpio_request(GPIO_FN_OVCN2_1, NULL);
/* setup USB phy */ /* setup USB phy */
__raw_writew(0x8a0a, 0xE6058130); /* USBCR4 */ __raw_writew(0x8a0a, IOMEM(0xE6058130)); /* USBCR4 */
/* enable FSI2 port A (ak4643) */ /* enable FSI2 port A (ak4643) */
gpio_request(GPIO_FN_FSIAIBT, NULL); gpio_request(GPIO_FN_FSIAIBT, NULL);
...@@ -1453,7 +1453,7 @@ static void __init ap4evb_init(void) ...@@ -1453,7 +1453,7 @@ static void __init ap4evb_init(void)
gpio_request(GPIO_FN_HDMI_CEC, NULL); gpio_request(GPIO_FN_HDMI_CEC, NULL);
/* Reset HDMI, must be held at least one EXTALR (32768Hz) period */ /* Reset HDMI, must be held at least one EXTALR (32768Hz) period */
#define SRCR4 0xe61580bc #define SRCR4 IOMEM(0xe61580bc)
srcr4 = __raw_readl(SRCR4); srcr4 = __raw_readl(SRCR4);
__raw_writel(srcr4 | (1 << 13), SRCR4); __raw_writel(srcr4 | (1 << 13), SRCR4);
udelay(50); udelay(50);
......
arch/arm/mach-shmobile/board-armadillo800eva.c
View file @ 0a4b04dc
...@@ -135,7 +135,7 @@ ...@@ -135,7 +135,7 @@
* usbhsf_power_ctrl() * usbhsf_power_ctrl()
*/ */
#define IRQ7 evt2irq(0x02e0) #define IRQ7 evt2irq(0x02e0)
#define USBCR1 0xe605810a #define USBCR1 IOMEM(0xe605810a)
#define USBH 0xC6700000 #define USBH 0xC6700000
#define USBH_USBCTR 0x10834 #define USBH_USBCTR 0x10834
...@@ -949,8 +949,8 @@ static void __init eva_clock_init(void) ...@@ -949,8 +949,8 @@ static void __init eva_clock_init(void)
/* /*
* board init * board init
*/ */
#define GPIO_PORT7CR 0xe6050007 #define GPIO_PORT7CR IOMEM(0xe6050007)
#define GPIO_PORT8CR 0xe6050008 #define GPIO_PORT8CR IOMEM(0xe6050008)
static void __init eva_init(void) static void __init eva_init(void)
{ {
struct platform_device *usb = NULL; struct platform_device *usb = NULL;
......
arch/arm/mach-shmobile/board-bonito.c
View file @ 0a4b04dc
...@@ -108,12 +108,12 @@ static struct regulator_consumer_supply dummy_supplies[] = { ...@@ -108,12 +108,12 @@ static struct regulator_consumer_supply dummy_supplies[] = {
#define FPGA_ETH_IRQ (FPGA_IRQ0 + 15) #define FPGA_ETH_IRQ (FPGA_IRQ0 + 15)
static u16 bonito_fpga_read(u32 offset) static u16 bonito_fpga_read(u32 offset)
{ {
return __raw_readw(0xf0003000 + offset); return __raw_readw(IOMEM(0xf0003000) + offset);
} }
static void bonito_fpga_write(u32 offset, u16 val) static void bonito_fpga_write(u32 offset, u16 val)
{ {
__raw_writew(val, 0xf0003000 + offset); __raw_writew(val, IOMEM(0xf0003000) + offset);
} }
static void bonito_fpga_irq_disable(struct irq_data *data) static void bonito_fpga_irq_disable(struct irq_data *data)
...@@ -361,8 +361,8 @@ static void __init bonito_map_io(void) ...@@ -361,8 +361,8 @@ static void __init bonito_map_io(void)
#define BIT_ON(sw, bit) (sw & (1 << bit)) #define BIT_ON(sw, bit) (sw & (1 << bit))
#define BIT_OFF(sw, bit) (!(sw & (1 << bit))) #define BIT_OFF(sw, bit) (!(sw & (1 << bit)))
#define VCCQ1CR 0xE6058140 #define VCCQ1CR IOMEM(0xE6058140)
#define VCCQ1LCDCR 0xE6058186 #define VCCQ1LCDCR IOMEM(0xE6058186)
static void __init bonito_init(void) static void __init bonito_init(void)
{ {
......
arch/arm/mach-shmobile/board-g3evm.c
View file @ 0a4b04dc
...@@ -106,7 +106,7 @@ static void usb_host_port_power(int port, int power) ...@@ -106,7 +106,7 @@ static void usb_host_port_power(int port, int power)
return; return;
/* set VBOUT/PWEN and EXTLP0 in DVSTCTR */ /* set VBOUT/PWEN and EXTLP0 in DVSTCTR */
__raw_writew(__raw_readw(0xe6890008) | 0x600, 0xe6890008); __raw_writew(__raw_readw(IOMEM(0xe6890008)) | 0x600, IOMEM(0xe6890008));
} }
static struct r8a66597_platdata usb_host_data = { static struct r8a66597_platdata usb_host_data = {
...@@ -279,10 +279,10 @@ static void __init g3evm_init(void) ...@@ -279,10 +279,10 @@ static void __init g3evm_init(void)
gpio_request(GPIO_FN_IDIN, NULL); gpio_request(GPIO_FN_IDIN, NULL);
/* setup USB phy */ /* setup USB phy */
__raw_writew(0x0300, 0xe605810a); /* USBCR1 */ __raw_writew(0x0300, IOMEM(0xe605810a)); /* USBCR1 */
__raw_writew(0x00e0, 0xe60581c0); /* CPFCH */ __raw_writew(0x00e0, IOMEM(0xe60581c0)); /* CPFCH */
__raw_writew(0x6010, 0xe60581c6); /* CGPOSR */ __raw_writew(0x6010, IOMEM(0xe60581c6)); /* CGPOSR */
__raw_writew(0x8a0a, 0xe605810c); /* USBCR2 */ __raw_writew(0x8a0a, IOMEM(0xe605810c)); /* USBCR2 */
/* KEYSC @ CN7 */ /* KEYSC @ CN7 */
gpio_request(GPIO_FN_PORT42_KEYOUT0, NULL); gpio_request(GPIO_FN_PORT42_KEYOUT0, NULL);
...@@ -320,7 +320,7 @@ static void __init g3evm_init(void) ...@@ -320,7 +320,7 @@ static void __init g3evm_init(void)
gpio_request(GPIO_FN_WE0_XWR0_FWE, NULL); gpio_request(GPIO_FN_WE0_XWR0_FWE, NULL);
gpio_request(GPIO_FN_FRB, NULL); gpio_request(GPIO_FN_FRB, NULL);
/* FOE, FCDE, FSC on dedicated pins */ /* FOE, FCDE, FSC on dedicated pins */
__raw_writel(__raw_readl(0xe6158048) & ~(1 << 15), 0xe6158048); __raw_writel(__raw_readl(IOMEM(0xe6158048)) & ~(1 << 15), IOMEM(0xe6158048));
/* IrDA */ /* IrDA */
gpio_request(GPIO_FN_IRDA_OUT, NULL); gpio_request(GPIO_FN_IRDA_OUT, NULL);
......
arch/arm/mach-shmobile/board-g4evm.c
View file @ 0a4b04dc
...@@ -126,7 +126,7 @@ static void usb_host_port_power(int port, int power) ...@@ -126,7 +126,7 @@ static void usb_host_port_power(int port, int power)
return; return;
/* set VBOUT/PWEN and EXTLP0 in DVSTCTR */ /* set VBOUT/PWEN and EXTLP0 in DVSTCTR */
__raw_writew(__raw_readw(0xe6890008) | 0x600, 0xe6890008); __raw_writew(__raw_readw(IOMEM(0xe6890008)) | 0x600, IOMEM(0xe6890008));
} }
static struct r8a66597_platdata usb_host_data = { static struct r8a66597_platdata usb_host_data = {
...@@ -270,17 +270,17 @@ static struct platform_device *g4evm_devices[] __initdata = { ...@@ -270,17 +270,17 @@ static struct platform_device *g4evm_devices[] __initdata = {
&sdhi1_device, &sdhi1_device,
}; };
#define GPIO_SDHID0_D0 0xe60520fc #define GPIO_SDHID0_D0 IOMEM(0xe60520fc)
#define GPIO_SDHID0_D1 0xe60520fd #define GPIO_SDHID0_D1 IOMEM(0xe60520fd)
#define GPIO_SDHID0_D2 0xe60520fe #define GPIO_SDHID0_D2 IOMEM(0xe60520fe)
#define GPIO_SDHID0_D3 0xe60520ff #define GPIO_SDHID0_D3 IOMEM(0xe60520ff)
#define GPIO_SDHICMD0 0xe6052100 #define GPIO_SDHICMD0 IOMEM(0xe6052100)
#define GPIO_SDHID1_D0 0xe6052103 #define GPIO_SDHID1_D0 IOMEM(0xe6052103)
#define GPIO_SDHID1_D1 0xe6052104 #define GPIO_SDHID1_D1 IOMEM(0xe6052104)
#define GPIO_SDHID1_D2 0xe6052105 #define GPIO_SDHID1_D2 IOMEM(0xe6052105)
#define GPIO_SDHID1_D3 0xe6052106 #define GPIO_SDHID1_D3 IOMEM(0xe6052106)
#define GPIO_SDHICMD1 0xe6052107 #define GPIO_SDHICMD1 IOMEM(0xe6052107)
static void __init g4evm_init(void) static void __init g4evm_init(void)
{ {
...@@ -318,10 +318,10 @@ static void __init g4evm_init(void) ...@@ -318,10 +318,10 @@ static void __init g4evm_init(void)
gpio_request(GPIO_FN_IDIN, NULL); gpio_request(GPIO_FN_IDIN, NULL);
/* setup USB phy */ /* setup USB phy */
__raw_writew(0x0200, 0xe605810a); /* USBCR1 */ __raw_writew(0x0200, IOMEM(0xe605810a)); /* USBCR1 */
__raw_writew(0x00e0, 0xe60581c0); /* CPFCH */ __raw_writew(0x00e0, IOMEM(0xe60581c0)); /* CPFCH */
__raw_writew(0x6010, 0xe60581c6); /* CGPOSR */ __raw_writew(0x6010, IOMEM(0xe60581c6)); /* CGPOSR */
__raw_writew(0x8a0a, 0xe605810c); /* USBCR2 */ __raw_writew(0x8a0a, IOMEM(0xe605810c)); /* USBCR2 */
/* KEYSC @ CN31 */ /* KEYSC @ CN31 */
gpio_request(GPIO_FN_PORT60_KEYOUT5, NULL); gpio_request(GPIO_FN_PORT60_KEYOUT5, NULL);
......
arch/arm/mach-shmobile/board-kzm9g.c
View file @ 0a4b04dc
...@@ -133,8 +133,8 @@ static struct platform_device usb_host_device = { ...@@ -133,8 +133,8 @@ static struct platform_device usb_host_device = {
/* USB Func CN17 */ /* USB Func CN17 */
struct usbhs_private { struct usbhs_private {
unsigned int phy; void __iomem *phy;
unsigned int cr2; void __iomem *cr2;
struct renesas_usbhs_platform_info info; struct renesas_usbhs_platform_info info;
}; };
...@@ -232,8 +232,8 @@ static u32 usbhs_pipe_cfg[] = { ...@@ -232,8 +232,8 @@ static u32 usbhs_pipe_cfg[] = {
}; };
static struct usbhs_private usbhs_private = { static struct usbhs_private usbhs_private = {
.phy = 0xe60781e0, /* USBPHYINT */ .phy = IOMEM(0xe60781e0), /* USBPHYINT */
.cr2 = 0xe605810c, /* USBCR2 */ .cr2 = IOMEM(0xe605810c), /* USBCR2 */
.info = { .info = {
.platform_callback = { .platform_callback = {
.hardware_init = usbhs_hardware_init, .hardware_init = usbhs_hardware_init,
......
arch/arm/mach-shmobile/board-mackerel.c
View file @ 0a4b04dc
...@@ -583,8 +583,8 @@ static void __init hdmi_init_pm_clock(void) ...@@ -583,8 +583,8 @@ static void __init hdmi_init_pm_clock(void)
#define USBHS0_POLL_INTERVAL (HZ * 5) #define USBHS0_POLL_INTERVAL (HZ * 5)
struct usbhs_private { struct usbhs_private {
unsigned int usbphyaddr; void __iomem *usbphyaddr;
unsigned int usbcrcaddr; void __iomem *usbcrcaddr;
struct renesas_usbhs_platform_info info; struct renesas_usbhs_platform_info info;
struct delayed_work work; struct delayed_work work;
struct platform_device *pdev; struct platform_device *pdev;
...@@ -642,7 +642,7 @@ static void usbhs0_hardware_exit(struct platform_device *pdev) ...@@ -642,7 +642,7 @@ static void usbhs0_hardware_exit(struct platform_device *pdev)
} }
static struct usbhs_private usbhs0_private = { static struct usbhs_private usbhs0_private = {
.usbcrcaddr = 0xe605810c, /* USBCR2 */ .usbcrcaddr = IOMEM(0xe605810c), /* USBCR2 */
.info = { .info = {
.platform_callback = { .platform_callback = {
.hardware_init = usbhs0_hardware_init, .hardware_init = usbhs0_hardware_init,
...@@ -775,8 +775,8 @@ static u32 usbhs1_pipe_cfg[] = { ...@@ -775,8 +775,8 @@ static u32 usbhs1_pipe_cfg[] = {
}; };
static struct usbhs_private usbhs1_private = { static struct usbhs_private usbhs1_private = {
.usbphyaddr = 0xe60581e2, /* USBPHY1INTAP */ .usbphyaddr = IOMEM(0xe60581e2), /* USBPHY1INTAP */
.usbcrcaddr = 0xe6058130, /* USBCR4 */ .usbcrcaddr = IOMEM(0xe6058130), /* USBCR4 */
.info = { .info = {
.platform_callback = { .platform_callback = {
.hardware_init = usbhs1_hardware_init, .hardware_init = usbhs1_hardware_init,
...@@ -1401,12 +1401,12 @@ static struct i2c_board_info i2c1_devices[] = { ...@@ -1401,12 +1401,12 @@ static struct i2c_board_info i2c1_devices[] = {
}, },
}; };
#define GPIO_PORT9CR 0xE6051009 #define GPIO_PORT9CR IOMEM(0xE6051009)
#define GPIO_PORT10CR 0xE605100A #define GPIO_PORT10CR IOMEM(0xE605100A)
#define GPIO_PORT167CR 0xE60520A7 #define GPIO_PORT167CR IOMEM(0xE60520A7)
#define GPIO_PORT168CR 0xE60520A8 #define GPIO_PORT168CR IOMEM(0xE60520A8)
#define SRCR4 0xe61580bc #define SRCR4 IOMEM(0xe61580bc)
#define USCCR1 0xE6058144 #define USCCR1 IOMEM(0xE6058144)
static void __init mackerel_init(void) static void __init mackerel_init(void)
{ {
u32 srcr4; u32 srcr4;
......
arch/arm/mach-shmobile/clock-r8a7740.c
View file @ 0a4b04dc
...@@ -41,29 +41,29 @@ ...@@ -41,29 +41,29 @@
*/ */
/* CPG registers */ /* CPG registers */
#define FRQCRA 0xe6150000 #define FRQCRA IOMEM(0xe6150000)
#define FRQCRB 0xe6150004 #define FRQCRB IOMEM(0xe6150004)
#define VCLKCR1 0xE6150008 #define VCLKCR1 IOMEM(0xE6150008)
#define VCLKCR2 0xE615000c #define VCLKCR2 IOMEM(0xE615000c)
#define FRQCRC 0xe61500e0 #define FRQCRC IOMEM(0xe61500e0)
#define FSIACKCR 0xe6150018 #define FSIACKCR IOMEM(0xe6150018)
#define PLLC01CR 0xe6150028 #define PLLC01CR IOMEM(0xe6150028)
#define SUBCKCR 0xe6150080 #define SUBCKCR IOMEM(0xe6150080)
#define USBCKCR 0xe615008c #define USBCKCR IOMEM(0xe615008c)
#define MSTPSR0 0xe6150030 #define MSTPSR0 IOMEM(0xe6150030)
#define MSTPSR1 0xe6150038 #define MSTPSR1 IOMEM(0xe6150038)
#define MSTPSR2 0xe6150040 #define MSTPSR2 IOMEM(0xe6150040)
#define MSTPSR3 0xe6150048 #define MSTPSR3 IOMEM(0xe6150048)
#define MSTPSR4 0xe615004c #define MSTPSR4 IOMEM(0xe615004c)
#define FSIBCKCR 0xe6150090 #define FSIBCKCR IOMEM(0xe6150090)
#define HDMICKCR 0xe6150094 #define HDMICKCR IOMEM(0xe6150094)
#define SMSTPCR0 0xe6150130 #define SMSTPCR0 IOMEM(0xe6150130)
#define SMSTPCR1 0xe6150134 #define SMSTPCR1 IOMEM(0xe6150134)
#define SMSTPCR2 0xe6150138 #define SMSTPCR2 IOMEM(0xe6150138)
#define SMSTPCR3 0xe615013c #define SMSTPCR3 IOMEM(0xe615013c)
#define SMSTPCR4 0xe6150140 #define SMSTPCR4 IOMEM(0xe6150140)
/* Fixed 32 KHz root clock from EXTALR pin */ /* Fixed 32 KHz root clock from EXTALR pin */
static struct clk extalr_clk = { static struct clk extalr_clk = {
......
arch/arm/mach-shmobile/clock-sh7367.c
View file @ 0a4b04dc
...@@ -24,28 +24,28 @@ ...@@ -24,28 +24,28 @@
#include <mach/common.h> #include <mach/common.h>
/* SH7367 registers */ /* SH7367 registers */
#define RTFRQCR 0xe6150000 #define RTFRQCR IOMEM(0xe6150000)
#define SYFRQCR 0xe6150004 #define SYFRQCR IOMEM(0xe6150004)
#define CMFRQCR 0xe61500E0 #define CMFRQCR IOMEM(0xe61500E0)
#define VCLKCR1 0xe6150008 #define VCLKCR1 IOMEM(0xe6150008)
#define VCLKCR2 0xe615000C #define VCLKCR2 IOMEM(0xe615000C)
#define VCLKCR3 0xe615001C #define VCLKCR3 IOMEM(0xe615001C)
#define SCLKACR 0xe6150010 #define SCLKACR IOMEM(0xe6150010)
#define SCLKBCR 0xe6150014 #define SCLKBCR IOMEM(0xe6150014)
#define SUBUSBCKCR 0xe6158080 #define SUBUSBCKCR IOMEM(0xe6158080)
#define SPUCKCR 0xe6150084 #define SPUCKCR IOMEM(0xe6150084)
#define MSUCKCR 0xe6150088 #define MSUCKCR IOMEM(0xe6150088)
#define MVI3CKCR 0xe6150090 #define MVI3CKCR IOMEM(0xe6150090)
#define VOUCKCR 0xe6150094 #define VOUCKCR IOMEM(0xe6150094)
#define MFCK1CR 0xe6150098 #define MFCK1CR IOMEM(0xe6150098)
#define MFCK2CR 0xe615009C #define MFCK2CR IOMEM(0xe615009C)
#define PLLC1CR 0xe6150028 #define PLLC1CR IOMEM(0xe6150028)
#define PLLC2CR 0xe615002C #define PLLC2CR IOMEM(0xe615002C)
#define RTMSTPCR0 0xe6158030 #define RTMSTPCR0 IOMEM(0xe6158030)
#define RTMSTPCR2 0xe6158038 #define RTMSTPCR2 IOMEM(0xe6158038)
#define SYMSTPCR0 0xe6158040 #define SYMSTPCR0 IOMEM(0xe6158040)
#define SYMSTPCR2 0xe6158048 #define SYMSTPCR2 IOMEM(0xe6158048)
#define CMMSTPCR0 0xe615804c #define CMMSTPCR0 IOMEM(0xe615804c)
/* Fixed 32 KHz root clock from EXTALR pin */ /* Fixed 32 KHz root clock from EXTALR pin */
static struct clk r_clk = { static struct clk r_clk = {
......
arch/arm/mach-shmobile/clock-sh7372.c
View file @ 0a4b04dc
...@@ -24,36 +24,36 @@ ...@@ -24,36 +24,36 @@
#include <mach/common.h> #include <mach/common.h>
/* SH7372 registers */ /* SH7372 registers */
#define FRQCRA 0xe6150000 #define FRQCRA IOMEM(0xe6150000)
#define FRQCRB 0xe6150004 #define FRQCRB IOMEM(0xe6150004)
#define FRQCRC 0xe61500e0 #define FRQCRC IOMEM(0xe61500e0)
#define FRQCRD 0xe61500e4 #define FRQCRD IOMEM(0xe61500e4)
#define VCLKCR1 0xe6150008 #define VCLKCR1 IOMEM(0xe6150008)
#define VCLKCR2 0xe615000c #define VCLKCR2 IOMEM(0xe615000c)
#define VCLKCR3 0xe615001c #define VCLKCR3 IOMEM(0xe615001c)
#define FMSICKCR 0xe6150010 #define FMSICKCR IOMEM(0xe6150010)
#define FMSOCKCR 0xe6150014 #define FMSOCKCR IOMEM(0xe6150014)
#define FSIACKCR 0xe6150018 #define FSIACKCR IOMEM(0xe6150018)
#define FSIBCKCR 0xe6150090 #define FSIBCKCR IOMEM(0xe6150090)
#define SUBCKCR 0xe6150080 #define SUBCKCR IOMEM(0xe6150080)
#define SPUCKCR 0xe6150084 #define SPUCKCR IOMEM(0xe6150084)
#define VOUCKCR 0xe6150088 #define VOUCKCR IOMEM(0xe6150088)
#define HDMICKCR 0xe6150094 #define HDMICKCR IOMEM(0xe6150094)
#define DSITCKCR 0xe6150060 #define DSITCKCR IOMEM(0xe6150060)
#define DSI0PCKCR 0xe6150064 #define DSI0PCKCR IOMEM(0xe6150064)
#define DSI1PCKCR 0xe6150098 #define DSI1PCKCR IOMEM(0xe6150098)
#define PLLC01CR 0xe6150028 #define PLLC01CR IOMEM(0xe6150028)
#define PLLC2CR 0xe615002c #define PLLC2CR IOMEM(0xe615002c)
#define RMSTPCR0 0xe6150110 #define RMSTPCR0 IOMEM(0xe6150110)
#define RMSTPCR1 0xe6150114 #define RMSTPCR1 IOMEM(0xe6150114)
#define RMSTPCR2 0xe6150118 #define RMSTPCR2 IOMEM(0xe6150118)
#define RMSTPCR3 0xe615011c #define RMSTPCR3 IOMEM(0xe615011c)
#define RMSTPCR4 0xe6150120 #define RMSTPCR4 IOMEM(0xe6150120)
#define SMSTPCR0 0xe6150130 #define SMSTPCR0 IOMEM(0xe6150130)
#define SMSTPCR1 0xe6150134 #define SMSTPCR1 IOMEM(0xe6150134)
#define SMSTPCR2 0xe6150138 #define SMSTPCR2 IOMEM(0xe6150138)
#define SMSTPCR3 0xe615013c #define SMSTPCR3 IOMEM(0xe615013c)
#define SMSTPCR4 0xe6150140 #define SMSTPCR4 IOMEM(0xe6150140)
#define FSIDIVA 0xFE1F8000 #define FSIDIVA 0xFE1F8000
#define FSIDIVB 0xFE1F8008 #define FSIDIVB 0xFE1F8008
......
arch/arm/mach-shmobile/clock-sh7377.c
View file @ 0a4b04dc
...@@ -24,31 +24,31 @@ ...@@ -24,31 +24,31 @@
#include <mach/common.h> #include <mach/common.h>
/* SH7377 registers */ /* SH7377 registers */
#define RTFRQCR 0xe6150000 #define RTFRQCR IOMEM(0xe6150000)
#define SYFRQCR 0xe6150004 #define SYFRQCR IOMEM(0xe6150004)
#define CMFRQCR 0xe61500E0 #define CMFRQCR IOMEM(0xe61500E0)
#define VCLKCR1 0xe6150008 #define VCLKCR1 IOMEM(0xe6150008)
#define VCLKCR2 0xe615000C #define VCLKCR2 IOMEM(0xe615000C)
#define VCLKCR3 0xe615001C #define VCLKCR3 IOMEM(0xe615001C)
#define FMSICKCR 0xe6150010 #define FMSICKCR IOMEM(0xe6150010)
#define FMSOCKCR 0xe6150014 #define FMSOCKCR IOMEM(0xe6150014)
#define FSICKCR 0xe6150018 #define FSICKCR IOMEM(0xe6150018)
#define PLLC1CR 0xe6150028 #define PLLC1CR IOMEM(0xe6150028)
#define PLLC2CR 0xe615002C #define PLLC2CR IOMEM(0xe615002C)
#define SUBUSBCKCR 0xe6150080 #define SUBUSBCKCR IOMEM(0xe6150080)
#define SPUCKCR 0xe6150084 #define SPUCKCR IOMEM(0xe6150084)
#define MSUCKCR 0xe6150088 #define MSUCKCR IOMEM(0xe6150088)
#define MVI3CKCR 0xe6150090 #define MVI3CKCR IOMEM(0xe6150090)
#define HDMICKCR 0xe6150094 #define HDMICKCR IOMEM(0xe6150094)
#define MFCK1CR 0xe6150098 #define MFCK1CR IOMEM(0xe6150098)
#define MFCK2CR 0xe615009C #define MFCK2CR IOMEM(0xe615009C)
#define DSITCKCR 0xe6150060 #define DSITCKCR IOMEM(0xe6150060)
#define DSIPCKCR 0xe6150064 #define DSIPCKCR IOMEM(0xe6150064)
#define SMSTPCR0 0xe6150130 #define SMSTPCR0 IOMEM(0xe6150130)
#define SMSTPCR1 0xe6150134 #define SMSTPCR1 IOMEM(0xe6150134)
#define SMSTPCR2 0xe6150138 #define SMSTPCR2 IOMEM(0xe6150138)
#define SMSTPCR3 0xe615013C #define SMSTPCR3 IOMEM(0xe615013C)
#define SMSTPCR4 0xe6150140 #define SMSTPCR4 IOMEM(0xe6150140)
/* Fixed 32 KHz root clock from EXTALR pin */ /* Fixed 32 KHz root clock from EXTALR pin */
static struct clk r_clk = { static struct clk r_clk = {
......
arch/arm/mach-shmobile/clock-sh73a0.c
View file @ 0a4b04dc
...@@ -23,43 +23,43 @@ ...@@ -23,43 +23,43 @@
#include <linux/clkdev.h> #include <linux/clkdev.h>
#include <mach/common.h> #include <mach/common.h>
#define FRQCRA 0xe6150000 #define FRQCRA IOMEM(0xe6150000)
#define FRQCRB 0xe6150004 #define FRQCRB IOMEM(0xe6150004)
#define FRQCRD 0xe61500e4 #define FRQCRD IOMEM(0xe61500e4)
#define VCLKCR1 0xe6150008 #define VCLKCR1 IOMEM(0xe6150008)
#define VCLKCR2 0xe615000C #define VCLKCR2 IOMEM(0xe615000C)
#define VCLKCR3 0xe615001C #define VCLKCR3 IOMEM(0xe615001C)
#define ZBCKCR 0xe6150010 #define ZBCKCR IOMEM(0xe6150010)
#define FLCKCR 0xe6150014 #define FLCKCR IOMEM(0xe6150014)
#define SD0CKCR 0xe6150074 #define SD0CKCR IOMEM(0xe6150074)
#define SD1CKCR 0xe6150078 #define SD1CKCR IOMEM(0xe6150078)
#define SD2CKCR 0xe615007C #define SD2CKCR IOMEM(0xe615007C)
#define FSIACKCR 0xe6150018 #define FSIACKCR IOMEM(0xe6150018)
#define FSIBCKCR 0xe6150090 #define FSIBCKCR IOMEM(0xe6150090)
#define SUBCKCR 0xe6150080 #define SUBCKCR IOMEM(0xe6150080)
#define SPUACKCR 0xe6150084 #define SPUACKCR IOMEM(0xe6150084)
#define SPUVCKCR 0xe6150094 #define SPUVCKCR IOMEM(0xe6150094)
#define MSUCKCR 0xe6150088 #define MSUCKCR IOMEM(0xe6150088)
#define HSICKCR 0xe615008C #define HSICKCR IOMEM(0xe615008C)
#define MFCK1CR 0xe6150098 #define MFCK1CR IOMEM(0xe6150098)
#define MFCK2CR 0xe615009C #define MFCK2CR IOMEM(0xe615009C)
#define DSITCKCR 0xe6150060 #define DSITCKCR IOMEM(0xe6150060)
#define DSI0PCKCR 0xe6150064 #define DSI0PCKCR IOMEM(0xe6150064)
#define DSI1PCKCR 0xe6150068 #define DSI1PCKCR IOMEM(0xe6150068)
#define DSI0PHYCR 0xe615006C #define DSI0PHYCR 0xe615006C
#define DSI1PHYCR 0xe6150070 #define DSI1PHYCR 0xe6150070
#define PLLECR 0xe61500d0 #define PLLECR IOMEM(0xe61500d0)
#define PLL0CR 0xe61500d8 #define PLL0CR IOMEM(0xe61500d8)
#define PLL1CR 0xe6150028 #define PLL1CR IOMEM(0xe6150028)
#define PLL2CR 0xe615002c #define PLL2CR IOMEM(0xe615002c)
#define PLL3CR 0xe61500dc #define PLL3CR IOMEM(0xe61500dc)
#define SMSTPCR0 0xe6150130 #define SMSTPCR0 IOMEM(0xe6150130)
#define SMSTPCR1 0xe6150134 #define SMSTPCR1 IOMEM(0xe6150134)
#define SMSTPCR2 0xe6150138 #define SMSTPCR2 IOMEM(0xe6150138)
#define SMSTPCR3 0xe615013c #define SMSTPCR3 IOMEM(0xe615013c)
#define SMSTPCR4 0xe6150140 #define SMSTPCR4 IOMEM(0xe6150140)
#define SMSTPCR5 0xe6150144 #define SMSTPCR5 IOMEM(0xe6150144)
#define CKSCR 0xe61500c0 #define CKSCR IOMEM(0xe61500c0)
/* Fixed 32 KHz root clock from EXTALR pin */ /* Fixed 32 KHz root clock from EXTALR pin */
static struct clk r_clk = { static struct clk r_clk = {
......
arch/arm/mach-shmobile/include/mach/gpio.h
View file @ 0a4b04dc
...@@ -35,12 +35,12 @@ static inline int irq_to_gpio(unsigned int irq) ...@@ -35,12 +35,12 @@ static inline int irq_to_gpio(unsigned int irq)
* the method to control only pull up/down/free. * the method to control only pull up/down/free.
* this function should be replaced by correct gpio function * this function should be replaced by correct gpio function
*/ */
static inline void __init gpio_direction_none(u32 addr) static inline void __init gpio_direction_none(void __iomem * addr)
{ {
__raw_writeb(0x00, addr); __raw_writeb(0x00, addr);
} }
static inline void __init gpio_request_pullup(u32 addr) static inline void __init gpio_request_pullup(void __iomem * addr)
{ {
u8 data = __raw_readb(addr); u8 data = __raw_readb(addr);
...@@ -49,7 +49,7 @@ static inline void __init gpio_request_pullup(u32 addr) ...@@ -49,7 +49,7 @@ static inline void __init gpio_request_pullup(u32 addr)
__raw_writeb(data, addr); __raw_writeb(data, addr);
} }
static inline void __init gpio_request_pulldown(u32 addr) static inline void __init gpio_request_pulldown(void __iomem * addr)
{ {
u8 data = __raw_readb(addr); u8 data = __raw_readb(addr);
......
arch/arm/mach-shmobile/intc-r8a7779.c
View file @ 0a4b04dc
...@@ -29,14 +29,14 @@ ...@@ -29,14 +29,14 @@
#include <asm/mach-types.h> #include <asm/mach-types.h>
#include <asm/mach/arch.h> #include <asm/mach/arch.h>
#define INT2SMSKCR0 0xfe7822a0 #define INT2SMSKCR0 IOMEM(0xfe7822a0)
#define INT2SMSKCR1 0xfe7822a4 #define INT2SMSKCR1 IOMEM(0xfe7822a4)
#define INT2SMSKCR2 0xfe7822a8 #define INT2SMSKCR2 IOMEM(0xfe7822a8)
#define INT2SMSKCR3 0xfe7822ac #define INT2SMSKCR3 IOMEM(0xfe7822ac)
#define INT2SMSKCR4 0xfe7822b0 #define INT2SMSKCR4 IOMEM(0xfe7822b0)
#define INT2NTSR0 0xfe700060 #define INT2NTSR0 IOMEM(0xfe700060)
#define INT2NTSR1 0xfe700064 #define INT2NTSR1 IOMEM(0xfe700064)
static int r8a7779_set_wake(struct irq_data *data, unsigned int on) static int r8a7779_set_wake(struct irq_data *data, unsigned int on)
{ {
......
arch/arm/mach-shmobile/intc-sh7372.c
View file @ 0a4b04dc
...@@ -624,6 +624,9 @@ void sh7372_intcs_resume(void) ...@@ -624,6 +624,9 @@ void sh7372_intcs_resume(void)
__raw_writeb(ffd5[k], intcs_ffd5 + k); __raw_writeb(ffd5[k], intcs_ffd5 + k);
} }
#define E694_BASE IOMEM(0xe6940000)
#define E695_BASE IOMEM(0xe6950000)
static unsigned short e694[0x200]; static unsigned short e694[0x200];
static unsigned short e695[0x200]; static unsigned short e695[0x200];
...@@ -632,22 +635,22 @@ void sh7372_intca_suspend(void) ...@@ -632,22 +635,22 @@ void sh7372_intca_suspend(void)
int k; int k;
for (k = 0x00; k <= 0x38; k += 4) for (k = 0x00; k <= 0x38; k += 4)
e694[k] = __raw_readw(0xe6940000 + k); e694[k] = __raw_readw(E694_BASE + k);
for (k = 0x80; k <= 0xb4; k += 4) for (k = 0x80; k <= 0xb4; k += 4)
e694[k] = __raw_readb(0xe6940000 + k); e694[k] = __raw_readb(E694_BASE + k);
for (k = 0x180; k <= 0x1b4; k += 4) for (k = 0x180; k <= 0x1b4; k += 4)
e694[k] = __raw_readb(0xe6940000 + k); e694[k] = __raw_readb(E694_BASE + k);
for (k = 0x00; k <= 0x50; k += 4) for (k = 0x00; k <= 0x50; k += 4)
e695[k] = __raw_readw(0xe6950000 + k); e695[k] = __raw_readw(E695_BASE + k);
for (k = 0x80; k <= 0xa8; k += 4) for (k = 0x80; k <= 0xa8; k += 4)
e695[k] = __raw_readb(0xe6950000 + k); e695[k] = __raw_readb(E695_BASE + k);
for (k = 0x180; k <= 0x1a8; k += 4) for (k = 0x180; k <= 0x1a8; k += 4)
e695[k] = __raw_readb(0xe6950000 + k); e695[k] = __raw_readb(E695_BASE + k);
} }
void sh7372_intca_resume(void) void sh7372_intca_resume(void)
...@@ -655,20 +658,20 @@ void sh7372_intca_resume(void) ...@@ -655,20 +658,20 @@ void sh7372_intca_resume(void)
int k; int k;
for (k = 0x00; k <= 0x38; k += 4) for (k = 0x00; k <= 0x38; k += 4)
__raw_writew(e694[k], 0xe6940000 + k); __raw_writew(e694[k], E694_BASE + k);
for (k = 0x80; k <= 0xb4; k += 4) for (k = 0x80; k <= 0xb4; k += 4)
__raw_writeb(e694[k], 0xe6940000 + k); __raw_writeb(e694[k], E694_BASE + k);
for (k = 0x180; k <= 0x1b4; k += 4) for (k = 0x180; k <= 0x1b4; k += 4)
__raw_writeb(e694[k], 0xe6940000 + k); __raw_writeb(e694[k], E694_BASE + k);
for (k = 0x00; k <= 0x50; k += 4) for (k = 0x00; k <= 0x50; k += 4)
__raw_writew(e695[k], 0xe6950000 + k); __raw_writew(e695[k], E695_BASE + k);
for (k = 0x80; k <= 0xa8; k += 4) for (k = 0x80; k <= 0xa8; k += 4)
__raw_writeb(e695[k], 0xe6950000 + k); __raw_writeb(e695[k], E695_BASE + k);
for (k = 0x180; k <= 0x1a8; k += 4) for (k = 0x180; k <= 0x1a8; k += 4)
__raw_writeb(e695[k], 0xe6950000 + k); __raw_writeb(e695[k], E695_BASE + k);
} }
arch/arm/mach-shmobile/intc-sh73a0.c
View file @ 0a4b04dc
...@@ -366,10 +366,12 @@ static irqreturn_t sh73a0_irq_pin_demux(int irq, void *dev_id) ...@@ -366,10 +366,12 @@ static irqreturn_t sh73a0_irq_pin_demux(int irq, void *dev_id)
static struct irqaction sh73a0_irq_pin_cascade[32]; static struct irqaction sh73a0_irq_pin_cascade[32];
#define PINTER0 0xe69000a0 #define PINTER0_PHYS 0xe69000a0
#define PINTER1 0xe69000a4 #define PINTER1_PHYS 0xe69000a4
#define PINTRR0 0xe69000d0 #define PINTER0_VIRT IOMEM(0xe69000a0)
#define PINTRR1 0xe69000d4 #define PINTER1_VIRT IOMEM(0xe69000a4)
#define PINTRR0 IOMEM(0xe69000d0)
#define PINTRR1 IOMEM(0xe69000d4)
#define PINT0A_IRQ(n, irq) INTC_IRQ((n), SH73A0_PINT0_IRQ(irq)) #define PINT0A_IRQ(n, irq) INTC_IRQ((n), SH73A0_PINT0_IRQ(irq))
#define PINT0B_IRQ(n, irq) INTC_IRQ((n), SH73A0_PINT0_IRQ(irq + 8)) #define PINT0B_IRQ(n, irq) INTC_IRQ((n), SH73A0_PINT0_IRQ(irq + 8))
...@@ -377,14 +379,14 @@ static struct irqaction sh73a0_irq_pin_cascade[32]; ...@@ -377,14 +379,14 @@ static struct irqaction sh73a0_irq_pin_cascade[32];
#define PINT0D_IRQ(n, irq) INTC_IRQ((n), SH73A0_PINT0_IRQ(irq + 24)) #define PINT0D_IRQ(n, irq) INTC_IRQ((n), SH73A0_PINT0_IRQ(irq + 24))
#define PINT1E_IRQ(n, irq) INTC_IRQ((n), SH73A0_PINT1_IRQ(irq)) #define PINT1E_IRQ(n, irq) INTC_IRQ((n), SH73A0_PINT1_IRQ(irq))
INTC_PINT(intc_pint0, PINTER0, 0xe69000b0, "sh73a0-pint0", \ INTC_PINT(intc_pint0, PINTER0_PHYS, 0xe69000b0, "sh73a0-pint0", \
INTC_PINT_E(A), INTC_PINT_E(B), INTC_PINT_E(C), INTC_PINT_E(D), \ INTC_PINT_E(A), INTC_PINT_E(B), INTC_PINT_E(C), INTC_PINT_E(D), \
INTC_PINT_V(A, PINT0A_IRQ), INTC_PINT_V(B, PINT0B_IRQ), \ INTC_PINT_V(A, PINT0A_IRQ), INTC_PINT_V(B, PINT0B_IRQ), \
INTC_PINT_V(C, PINT0C_IRQ), INTC_PINT_V(D, PINT0D_IRQ), \ INTC_PINT_V(C, PINT0C_IRQ), INTC_PINT_V(D, PINT0D_IRQ), \
INTC_PINT_E(A), INTC_PINT_E(B), INTC_PINT_E(C), INTC_PINT_E(D), \ INTC_PINT_E(A), INTC_PINT_E(B), INTC_PINT_E(C), INTC_PINT_E(D), \
INTC_PINT_E(A), INTC_PINT_E(B), INTC_PINT_E(C), INTC_PINT_E(D)); INTC_PINT_E(A), INTC_PINT_E(B), INTC_PINT_E(C), INTC_PINT_E(D));
INTC_PINT(intc_pint1, PINTER1, 0xe69000c0, "sh73a0-pint1", \ INTC_PINT(intc_pint1, PINTER1_PHYS, 0xe69000c0, "sh73a0-pint1", \
INTC_PINT_E(E), INTC_PINT_E_EMPTY, INTC_PINT_E_EMPTY, INTC_PINT_E_EMPTY, \ INTC_PINT_E(E), INTC_PINT_E_EMPTY, INTC_PINT_E_EMPTY, INTC_PINT_E_EMPTY, \
INTC_PINT_V(E, PINT1E_IRQ), INTC_PINT_V_NONE, \ INTC_PINT_V(E, PINT1E_IRQ), INTC_PINT_V_NONE, \
INTC_PINT_V_NONE, INTC_PINT_V_NONE, \ INTC_PINT_V_NONE, INTC_PINT_V_NONE, \
...@@ -394,7 +396,7 @@ INTC_PINT(intc_pint1, PINTER1, 0xe69000c0, "sh73a0-pint1", \ ...@@ -394,7 +396,7 @@ INTC_PINT(intc_pint1, PINTER1, 0xe69000c0, "sh73a0-pint1", \
static struct irqaction sh73a0_pint0_cascade; static struct irqaction sh73a0_pint0_cascade;
static struct irqaction sh73a0_pint1_cascade; static struct irqaction sh73a0_pint1_cascade;
static void pint_demux(unsigned long rr, unsigned long er, int base_irq) static void pint_demux(void __iomem *rr, void __iomem *er, int base_irq)
{ {
unsigned long value = ioread32(rr) & ioread32(er); unsigned long value = ioread32(rr) & ioread32(er);
int k; int k;
...@@ -409,13 +411,13 @@ static void pint_demux(unsigned long rr, unsigned long er, int base_irq) ...@@ -409,13 +411,13 @@ static void pint_demux(unsigned long rr, unsigned long er, int base_irq)
static irqreturn_t sh73a0_pint0_demux(int irq, void *dev_id) static irqreturn_t sh73a0_pint0_demux(int irq, void *dev_id)
{ {
pint_demux(PINTRR0, PINTER0, SH73A0_PINT0_IRQ(0)); pint_demux(PINTRR0, PINTER0_VIRT, SH73A0_PINT0_IRQ(0));
return IRQ_HANDLED; return IRQ_HANDLED;
} }
static irqreturn_t sh73a0_pint1_demux(int irq, void *dev_id) static irqreturn_t sh73a0_pint1_demux(int irq, void *dev_id)
{ {
pint_demux(PINTRR1, PINTER1, SH73A0_PINT1_IRQ(0)); pint_demux(PINTRR1, PINTER1_VIRT, SH73A0_PINT1_IRQ(0));
return IRQ_HANDLED; return IRQ_HANDLED;
} }
......
arch/arm/mach-shmobile/pm-rmobile.c
View file @ 0a4b04dc
...@@ -20,9 +20,9 @@ ...@@ -20,9 +20,9 @@
#include <mach/pm-rmobile.h> #include <mach/pm-rmobile.h>
/* SYSC */ /* SYSC */
#define SPDCR 0xe6180008 #define SPDCR IOMEM(0xe6180008)
#define SWUCR 0xe6180014 #define SWUCR IOMEM(0xe6180014)
#define PSTR 0xe6180080 #define PSTR IOMEM(0xe6180080)
#define PSTR_RETRIES 100 #define PSTR_RETRIES 100
#define PSTR_DELAY_US 10 #define PSTR_DELAY_US 10
......
arch/arm/mach-shmobile/pm-sh7372.c
View file @ 0a4b04dc
...@@ -29,45 +29,46 @@ ...@@ -29,45 +29,46 @@
#include <mach/pm-rmobile.h> #include <mach/pm-rmobile.h>
/* DBG */ /* DBG */
#define DBGREG1 0xe6100020 #define DBGREG1 IOMEM(0xe6100020)
#define DBGREG9 0xe6100040 #define DBGREG9 IOMEM(0xe6100040)
/* CPGA */ /* CPGA */
#define SYSTBCR 0xe6150024 #define SYSTBCR IOMEM(0xe6150024)
#define MSTPSR0 0xe6150030 #define MSTPSR0 IOMEM(0xe6150030)
#define MSTPSR1 0xe6150038 #define MSTPSR1 IOMEM(0xe6150038)
#define MSTPSR2 0xe6150040 #define MSTPSR2 IOMEM(0xe6150040)
#define MSTPSR3 0xe6150048 #define MSTPSR3 IOMEM(0xe6150048)
#define MSTPSR4 0xe615004c #define MSTPSR4 IOMEM(0xe615004c)
#define PLLC01STPCR 0xe61500c8 #define PLLC01STPCR IOMEM(0xe61500c8)
/* SYSC */ /* SYSC */
#define SBAR 0xe6180020 #define SBAR IOMEM(0xe6180020)
#define WUPRMSK 0xe6180028 #define WUPRMSK IOMEM(0xe6180028)
#define WUPSMSK 0xe618002c #define WUPSMSK IOMEM(0xe618002c)
#define WUPSMSK2 0xe6180048 #define WUPSMSK2 IOMEM(0xe6180048)
#define WUPSFAC 0xe6180098 #define WUPSFAC IOMEM(0xe6180098)
#define IRQCR 0xe618022c #define IRQCR IOMEM(0xe618022c)
#define IRQCR2 0xe6180238 #define IRQCR2 IOMEM(0xe6180238)
#define IRQCR3 0xe6180244 #define IRQCR3 IOMEM(0xe6180244)
#define IRQCR4 0xe6180248 #define IRQCR4 IOMEM(0xe6180248)
#define PDNSEL 0xe6180254 #define PDNSEL IOMEM(0xe6180254)
/* INTC */ /* INTC */
#define ICR1A 0xe6900000 #define ICR1A IOMEM(0xe6900000)
#define ICR2A 0xe6900004 #define ICR2A IOMEM(0xe6900004)
#define ICR3A 0xe6900008 #define ICR3A IOMEM(0xe6900008)
#define ICR4A 0xe690000c #define ICR4A IOMEM(0xe690000c)
#define INTMSK00A 0xe6900040 #define INTMSK00A IOMEM(0xe6900040)
#define INTMSK10A 0xe6900044 #define INTMSK10A IOMEM(0xe6900044)
#define INTMSK20A 0xe6900048 #define INTMSK20A IOMEM(0xe6900048)
#define INTMSK30A 0xe690004c #define INTMSK30A IOMEM(0xe690004c)
/* MFIS */ /* MFIS */
/* FIXME: pointing where? */
#define SMFRAM 0xe6a70000 #define SMFRAM 0xe6a70000
/* AP-System Core */ /* AP-System Core */
#define APARMBAREA 0xe6f10020 #define APARMBAREA IOMEM(0xe6f10020)
#ifdef CONFIG_PM #ifdef CONFIG_PM
......
arch/arm/mach-shmobile/setup-sh7367.c
View file @ 0a4b04dc
...@@ -462,7 +462,7 @@ static void __init sh7367_earlytimer_init(void) ...@@ -462,7 +462,7 @@ static void __init sh7367_earlytimer_init(void)
shmobile_earlytimer_init(); shmobile_earlytimer_init();
} }
#define SYMSTPCR2 0xe6158048 #define SYMSTPCR2 IOMEM(0xe6158048)
#define SYMSTPCR2_CMT1 (1 << 29) #define SYMSTPCR2_CMT1 (1 << 29)
void __init sh7367_add_early_devices(void) void __init sh7367_add_early_devices(void)
......
arch/arm/mach-shmobile/setup-sh7377.c
View file @ 0a4b04dc
...@@ -484,7 +484,7 @@ static void __init sh7377_earlytimer_init(void) ...@@ -484,7 +484,7 @@ static void __init sh7377_earlytimer_init(void)
shmobile_earlytimer_init(); shmobile_earlytimer_init();
} }
#define SMSTPCR3 0xe615013c #define SMSTPCR3 IOMEM(0xe615013c)
#define SMSTPCR3_CMT1 (1 << 29) #define SMSTPCR3_CMT1 (1 << 29)
void __init sh7377_add_early_devices(void) void __init sh7377_add_early_devices(void)
......
arch/arm/mach-shmobile/setup-sh73a0.c
View file @ 0a4b04dc
...@@ -759,7 +759,7 @@ static struct platform_device *sh73a0_late_devices[] __initdata = { ...@@ -759,7 +759,7 @@ static struct platform_device *sh73a0_late_devices[] __initdata = {
&mpdma0_device, &mpdma0_device,
}; };
#define SRCR2 0xe61580b0 #define SRCR2 IOMEM(0xe61580b0)
void __init sh73a0_add_standard_devices(void) void __init sh73a0_add_standard_devices(void)
{ {
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment
GitLab Nexedi Edition | About GitLab | About Nexedi | 沪ICP备2021021310号-2 | 沪ICP备2021021310号-7