Commit 121b48bb authored by Chrzaniuk, Hubert's avatar Chrzaniuk, Hubert Committed by Len Brown

tools/power turbostat: Intel Xeon x200: fix erroneous bclk value

x200 does not enable any way to programmatically obtain bus clock
speed. Bclk for the architecture has a fixed value of 100 MHz.
At the same time x200 cannot be included in has_snb_msrs since
it does not support C7 idle state.

prior to this patch, MHz values reported on this chip
were erroneously calculated using bclk of 133MHz,
causing MHz values to be reported 33% higher than actual.
Signed-off-by: default avatarHubert Chrzaniuk <hubert.chrzaniuk@intel.com>
Signed-off-by: default avatarLen Brown <len.brown@intel.com>
parent 2a0609c0
...@@ -2697,7 +2697,7 @@ double slm_bclk(void) ...@@ -2697,7 +2697,7 @@ double slm_bclk(void)
double discover_bclk(unsigned int family, unsigned int model) double discover_bclk(unsigned int family, unsigned int model)
{ {
if (has_snb_msrs(family, model)) if (has_snb_msrs(family, model) || is_knl(family, model))
return 100.00; return 100.00;
else if (is_slm(family, model)) else if (is_slm(family, model))
return slm_bclk(); return slm_bclk();
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment