Commit 18cde299 authored by Anusha Srivatsa's avatar Anusha Srivatsa Committed by Manasi Navare

drm/i915/icl: Fix DSS_CTL register names

This patch fixes the naming of the registers:

s/PIPE_DSS_CTL/ICL_PIPE_DSS_CTL

And also fix the hex values to lower case, to match
rest of the definitions.

Manasi noticed this with the patch that was merged.

v2: fix "Fixes" tag.

Fixes: 8b1b558d ("drm/i915/icl: Add DSS_CTL Registers")
Suggested-by: default avatarManasi Navare <manasi.d.navare@intel.com>
Cc: Jani Nikula <jani.nikula@intel.com>
Cc: Manasi Navare <manasi.d.navare@intel.com>
Signed-off-by: default avatarAnusha Srivatsa <anusha.srivatsa@intel.com>
Reviewed-by: default avatarManasi Navare <manasi.d.navare@intel.com>
Signed-off-by: default avatarManasi Navare <manasi.d.navare@intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20181101214216.8958-1-anusha.srivatsa@intel.com
parent 70332ac5
...@@ -10050,7 +10050,7 @@ enum skl_power_gate { ...@@ -10050,7 +10050,7 @@ enum skl_power_gate {
#define OVERLAP_PIXELS(pixels) ((pixels) << 16) #define OVERLAP_PIXELS(pixels) ((pixels) << 16)
#define LEFT_DL_BUF_TARGET_DEPTH_MASK (0xfff << 0) #define LEFT_DL_BUF_TARGET_DEPTH_MASK (0xfff << 0)
#define LEFT_DL_BUF_TARGET_DEPTH(pixels) ((pixels) << 0) #define LEFT_DL_BUF_TARGET_DEPTH(pixels) ((pixels) << 0)
#define MAX_DL_BUFFER_TARGET_DEPTH 0x5A0 #define MAX_DL_BUFFER_TARGET_DEPTH 0x5a0
#define DSS_CTL2 _MMIO(0x67404) #define DSS_CTL2 _MMIO(0x67404)
#define LEFT_BRANCH_VDSC_ENABLE (1 << 31) #define LEFT_BRANCH_VDSC_ENABLE (1 << 31)
...@@ -10058,20 +10058,20 @@ enum skl_power_gate { ...@@ -10058,20 +10058,20 @@ enum skl_power_gate {
#define RIGHT_DL_BUF_TARGET_DEPTH_MASK (0xfff << 0) #define RIGHT_DL_BUF_TARGET_DEPTH_MASK (0xfff << 0)
#define RIGHT_DL_BUF_TARGET_DEPTH(pixels) ((pixels) << 0) #define RIGHT_DL_BUF_TARGET_DEPTH(pixels) ((pixels) << 0)
#define _PIPE_DSS_CTL1_PB 0x78200 #define _ICL_PIPE_DSS_CTL1_PB 0x78200
#define _PIPE_DSS_CTL1_PC 0x78400 #define _ICL_PIPE_DSS_CTL1_PC 0x78400
#define PIPE_DSS_CTL1(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ #define ICL_PIPE_DSS_CTL1(pipe) _MMIO_PIPE((pipe) - PIPE_B, \
_PIPE_DSS_CTL1_PB, \ _ICL_PIPE_DSS_CTL1_PB, \
_PIPE_DSS_CTL1_PC) _ICL_PIPE_DSS_CTL1_PC)
#define BIG_JOINER_ENABLE (1 << 29) #define BIG_JOINER_ENABLE (1 << 29)
#define MASTER_BIG_JOINER_ENABLE (1 << 28) #define MASTER_BIG_JOINER_ENABLE (1 << 28)
#define VGA_CENTERING_ENABLE (1 << 27) #define VGA_CENTERING_ENABLE (1 << 27)
#define _PIPE_DSS_CTL2_PB 0x78204 #define _ICL_PIPE_DSS_CTL2_PB 0x78204
#define _PIPE_DSS_CTL2_PC 0x78404 #define _ICL_PIPE_DSS_CTL2_PC 0x78404
#define PIPE_DSS_CTL2(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ #define ICL_PIPE_DSS_CTL2(pipe) _MMIO_PIPE((pipe) - PIPE_B, \
_PIPE_DSS_CTL2_PB, \ _ICL_PIPE_DSS_CTL2_PB, \
_PIPE_DSS_CTL2_PC) _ICL_PIPE_DSS_CTL2_PC)
#define BXT_P_DSI_REGULATOR_CFG _MMIO(0x160020) #define BXT_P_DSI_REGULATOR_CFG _MMIO(0x160020)
#define STAP_SELECT (1 << 0) #define STAP_SELECT (1 << 0)
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment