Commit 1da2f213 authored by Alban Bedel's avatar Alban Bedel Committed by Rob Herring

dt-bindings: Misc fix for the ATH79 DDR controllers

Fix a few typos and reword the description of the
'#qca,ddr-wb-channel-cells' property.
Signed-off-by: default avatarAlban Bedel <albeu@free.fr>
CC: trivial@kernel.org
Signed-off-by: default avatarRob Herring <robh@kernel.org>
parent ef832242
Binding for Qualcomm Atheros AR7xxx/AR9xxx DDR controller Binding for Qualcomm Atheros AR7xxx/AR9xxx DDR controller
The DDR controller of the ARxxx and AR9xxx families provides an interface The DDR controller of the AR7xxx and AR9xxx families provides an interface
to flush the FIFO between various devices and the DDR. This is mainly used to flush the FIFO between various devices and the DDR. This is mainly used
by the IRQ controller to flush the FIFO before running the interrupt handler by the IRQ controller to flush the FIFO before running the interrupt handler
of such devices. of such devices.
...@@ -11,9 +11,9 @@ Required properties: ...@@ -11,9 +11,9 @@ Required properties:
"qca,[ar7100|ar7240]-ddr-controller" as fallback. "qca,[ar7100|ar7240]-ddr-controller" as fallback.
On SoC with PCI support "qca,ar7100-ddr-controller" should be used as On SoC with PCI support "qca,ar7100-ddr-controller" should be used as
fallback, otherwise "qca,ar7240-ddr-controller" should be used. fallback, otherwise "qca,ar7240-ddr-controller" should be used.
- reg: Base address and size of the controllers memory area - reg: Base address and size of the controller's memory area
- #qca,ddr-wb-channel-cells: has to be 1, the index of the write buffer - #qca,ddr-wb-channel-cells: Specifies the number of cells needed to encode
channel the write buffer channel index, should be 1.
Example: Example:
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment