Commit 216ce69c authored by Praveen Madhavan's avatar Praveen Madhavan Committed by David S. Miller

csiostor:T5 Firmware fix and cleanup.

This patch fix is to use default firmware configuration files
present in the adapter incase if not available in standard
/lib/firmware/* dir. Additional cleanup is done to reuse flash
related defines from cxgb4 header file.

Please apply over net-next since it depends on previous commit.
Signed-off-by: default avatarPraveen Madhavan <praveenm@chelsio.com>
Signed-off-by: default avatarDavid S. Miller <davem@davemloft.net>
parent 5cce1cf7
This diff is collapsed.
...@@ -48,6 +48,7 @@ ...@@ -48,6 +48,7 @@
#include <scsi/scsi_device.h> #include <scsi/scsi_device.h>
#include <scsi/scsi_transport_fc.h> #include <scsi/scsi_transport_fc.h>
#include "t4_hw.h"
#include "csio_hw_chip.h" #include "csio_hw_chip.h"
#include "csio_wr.h" #include "csio_wr.h"
#include "csio_mb.h" #include "csio_mb.h"
...@@ -174,16 +175,12 @@ struct csio_evt_msg { ...@@ -174,16 +175,12 @@ struct csio_evt_msg {
}; };
enum { enum {
EEPROMVSIZE = 32768, /* Serial EEPROM virtual address space size */
SERNUM_LEN = 16, /* Serial # length */ SERNUM_LEN = 16, /* Serial # length */
EC_LEN = 16, /* E/C length */ EC_LEN = 16, /* E/C length */
ID_LEN = 16, /* ID length */ ID_LEN = 16, /* ID length */
TRACE_LEN = 112, /* length of trace data and mask */
}; };
enum { enum {
SF_PAGE_SIZE = 256, /* serial flash page size */
SF_SEC_SIZE = 64 * 1024, /* serial flash sector size */
SF_SIZE = SF_SEC_SIZE * 16, /* serial flash size */ SF_SIZE = SF_SEC_SIZE * 16, /* serial flash size */
}; };
...@@ -199,38 +196,8 @@ enum { ...@@ -199,38 +196,8 @@ enum {
SF_RD_DATA_FAST = 0xb, /* read flash */ SF_RD_DATA_FAST = 0xb, /* read flash */
SF_RD_ID = 0x9f, /* read ID */ SF_RD_ID = 0x9f, /* read ID */
SF_ERASE_SECTOR = 0xd8, /* erase sector */ SF_ERASE_SECTOR = 0xd8, /* erase sector */
FW_START_SEC = 8, /* first flash sector for FW */
FW_IMG_START = FW_START_SEC * SF_SEC_SIZE,
FW_MAX_SIZE = 16 * SF_SEC_SIZE,
FLASH_CFG_MAX_SIZE = 0x10000 , /* max size of the flash config file*/
FLASH_CFG_OFFSET = 0x1f0000,
FLASH_CFG_START_SEC = FLASH_CFG_OFFSET / SF_SEC_SIZE,
}; };
/*
* Flash layout.
*/
#define FLASH_START(start) ((start) * SF_SEC_SIZE)
#define FLASH_MAX_SIZE(nsecs) ((nsecs) * SF_SEC_SIZE)
enum {
/*
* Location of firmware image in FLASH.
*/
FLASH_FW_START_SEC = 8,
FLASH_FW_NSECS = 16,
FLASH_FW_START = FLASH_START(FLASH_FW_START_SEC),
FLASH_FW_MAX_SIZE = FLASH_MAX_SIZE(FLASH_FW_NSECS),
/* Location of Firmware Configuration File in FLASH. */
FLASH_CFG_START = FLASH_START(FLASH_CFG_START_SEC),
};
#undef FLASH_START
#undef FLASH_MAX_SIZE
/* Management module */ /* Management module */
enum { enum {
CSIO_MGMT_EQ_WRSIZE = 512, CSIO_MGMT_EQ_WRSIZE = 512,
...@@ -481,11 +448,6 @@ struct csio_hw { ...@@ -481,11 +448,6 @@ struct csio_hw {
uint32_t tp_vers; uint32_t tp_vers;
char chip_ver; char chip_ver;
uint16_t chip_id; /* Tells T4/T5 chip */ uint16_t chip_id; /* Tells T4/T5 chip */
uint32_t cfg_finiver;
uint32_t cfg_finicsum;
uint32_t cfg_cfcsum;
uint8_t cfg_csum_status;
uint8_t cfg_store;
enum csio_dev_state fw_state; enum csio_dev_state fw_state;
struct csio_vpd vpd; struct csio_vpd vpd;
......
...@@ -95,7 +95,6 @@ enum { MEM_EDC0, MEM_EDC1, MEM_MC, MEM_MC0 = MEM_MC, MEM_MC1 }; ...@@ -95,7 +95,6 @@ enum { MEM_EDC0, MEM_EDC1, MEM_MC, MEM_MC0 = MEM_MC, MEM_MC1 };
enum { enum {
MEMWIN_APERTURE = 2048, MEMWIN_APERTURE = 2048,
MEMWIN_BASE = 0x1b800, MEMWIN_BASE = 0x1b800,
MEMWIN_CSIOSTOR = 6, /* PCI-e Memory Window access */
}; };
/* Slow path handlers */ /* Slow path handlers */
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment