Skip to content

L
linux
Commit 2d08a11e authored by Olof Johansson's avatar Olof Johansson
Browse files
Options

Merge tag 'omap-for-v5.14/dt-signed' of... 

Merge tag 'omap-for-v5.14/dt-signed' of git://git.kernel.org/pub/scm/linux/kernel/git/tmlind/linux-omap into arm/dt

Devicetree changes for omaps for v5.14 merge window

Mostly just clean-up for device tree binding checks with
few other clean-up patches:

- Drop ov5640 sensor for dra76-evm, it's just one of the
  optional additional sensors and makes hard to use any of
  the other options, TI is using the devicetree overlay
  snippets for these

- Group the phandles in osd3358-sm-red to make the files
  more readable

- A series of gpio clean-up patches to follow the binding
  documentation

- Move ti,no-reset related properties to the target module
  level, the ti-sysc driver handles them also in the child
  but they really belong to the target module

- Drop the unnecessary uart compatible entries to make the
  binding check to work

- Mailbox related updates to make the binding check to
  work

* tag 'omap-for-v5.14/dt-signed' of git://git.kernel.org/pub/scm/linux/kernel/git/tmlind/linux-omap:
  ARM: dts: OMAP2+: Replace underscores in sub-mailbox node names
  ARM: dts: AM33xx/AM43xx: Rename wkup_m3 sub-mailbox node
  ARM: dts: OMAP2/OMAP3: Rename processor sub-mailbox nodes
  ARM: dts: OMAP2420: Drop interrupt-names from mailbox node
  ARM: dts: am437x-l4: Drop ti,omap2-uart entry from UART nodes
  ARM: dts: dra7-l4: Drop ti,omap4-uart entry from UART nodes
  ARM: dts: am335x: fix ti,no-reset-on-init flag for gpios
  ARM: dts: am437x-gp-evm: fix ti,no-reset-on-init flag for gpios
  ARM: dts: am57xx-cl-som-am57x: fix ti,no-reset-on-init flag for gpios
  ARM: dts: dra7x-evm: Align GPIO hog names with dt-schema
  ARM: dts: omap5-board-common: align gpio hog names with dt-schema
  ARM: dts: omap3: align gpio hog names with dt-schema
  ARM: dts: am437x: align gpio hog names with dt-schema
  ARM: dts: am335x: align GPIO hog names with dt-schema
  ARM: dts: osd3358-sm-red: group in the same phandle all its properties
  ARM: dts: dra76-evm: remove ov5640

Link: https://lore.kernel.org/r/pull-1622618286-677305@atomide.com-3Signed-off-by: default avatarOlof Johansson <olof@lixom.net>
parents 09159b80 9e7f5ee1
Hide whitespace changes
Inline Side-by-side
Showing with 139 additions and 181 deletions
arch/arm/boot/dts/am335x-baltos.dtsi
View file @ 2d08a11e
...@@ -393,10 +393,10 @@ &aes { ...@@ -393,10 +393,10 @@ &aes {
status = "okay"; status = "okay";
}; };
&gpio0 { &gpio0_target {
ti,no-reset-on-init; ti,no-reset-on-init;
}; };
&gpio3 { &gpio3_target {
ti,no-reset-on-init; ti,no-reset-on-init;
}; };
arch/arm/boot/dts/am335x-boneblack-wireless.dts
View file @ 2d08a11e
...@@ -101,7 +101,7 @@ bluetooth { ...@@ -101,7 +101,7 @@ bluetooth {
}; };
&gpio3 { &gpio3 {
ls_buf_en { ls-buf-en-hog {
gpio-hog; gpio-hog;
gpios = <10 GPIO_ACTIVE_HIGH>; gpios = <10 GPIO_ACTIVE_HIGH>;
output-high; output-high;
......
arch/arm/boot/dts/am335x-boneblue.dts
View file @ 2d08a11e
...@@ -436,7 +436,7 @@ &dcan1 { ...@@ -436,7 +436,7 @@ &dcan1 {
}; };
&gpio3 { &gpio3 {
ls_buf_en { ls-buf-en-hog {
gpio-hog; gpio-hog;
gpios = <10 GPIO_ACTIVE_HIGH>; gpios = <10 GPIO_ACTIVE_HIGH>;
output-high; output-high;
......
arch/arm/boot/dts/am335x-bonegreen-wireless.dts
View file @ 2d08a11e
...@@ -101,7 +101,7 @@ bluetooth { ...@@ -101,7 +101,7 @@ bluetooth {
}; };
&gpio1 { &gpio1 {
ls_buf_en { ls-buf-en-hog {
gpio-hog; gpio-hog;
gpios = <29 GPIO_ACTIVE_HIGH>; gpios = <29 GPIO_ACTIVE_HIGH>;
output-high; output-high;
...@@ -118,7 +118,7 @@ ls_buf_en { ...@@ -118,7 +118,7 @@ ls_buf_en {
/* an external pulldown on U21 pin 4. */ /* an external pulldown on U21 pin 4. */
&gpio3 { &gpio3 {
bt_aud_in { bt-aud-in-hog {
gpio-hog; gpio-hog;
gpios = <16 GPIO_ACTIVE_HIGH>; gpios = <16 GPIO_ACTIVE_HIGH>;
output-low; output-low;
......
arch/arm/boot/dts/am335x-evmsk.dts
View file @ 2d08a11e
...@@ -646,7 +646,7 @@ &aes { ...@@ -646,7 +646,7 @@ &aes {
status = "okay"; status = "okay";
}; };
&gpio0 { &gpio0_target {
ti,no-reset-on-init; ti,no-reset-on-init;
}; };
......
arch/arm/boot/dts/am335x-icev2.dts
View file @ 2d08a11e
...@@ -458,14 +458,14 @@ &uart3 { ...@@ -458,14 +458,14 @@ &uart3 {
}; };
&gpio3 { &gpio3 {
p4 { pr1-mii-ctl-hog {
gpio-hog; gpio-hog;
gpios = <4 GPIO_ACTIVE_HIGH>; gpios = <4 GPIO_ACTIVE_HIGH>;
output-high; output-high;
line-name = "PR1_MII_CTRL"; line-name = "PR1_MII_CTRL";
}; };
p10 { mux-mii-hog {
gpio-hog; gpio-hog;
gpios = <10 GPIO_ACTIVE_HIGH>; gpios = <10 GPIO_ACTIVE_HIGH>;
/* ETH1 mux: Low for MII-PRU, high for RMII-CPSW */ /* ETH1 mux: Low for MII-PRU, high for RMII-CPSW */
......
arch/arm/boot/dts/am335x-moxa-uc-2100-common.dtsi
View file @ 2d08a11e
...@@ -150,7 +150,7 @@ &aes { ...@@ -150,7 +150,7 @@ &aes {
status = "okay"; status = "okay";
}; };
&gpio0 { &gpio0_target {
ti,no-reset-on-init; ti,no-reset-on-init;
}; };
......
arch/arm/boot/dts/am335x-moxa-uc-8100-common.dtsi
View file @ 2d08a11e
...@@ -353,7 +353,7 @@ &aes { ...@@ -353,7 +353,7 @@ &aes {
status = "okay"; status = "okay";
}; };
&gpio0 { &gpio0_target {
ti,no-reset-on-init; ti,no-reset-on-init;
}; };
......
arch/arm/boot/dts/am335x-osd3358-sm-red.dts
View file @ 2d08a11e
...@@ -25,10 +25,6 @@ &ldo3_reg { ...@@ -25,10 +25,6 @@ &ldo3_reg {
regulator-always-on; regulator-always-on;
}; };
&mmc1 {
vmmc-supply = <&vmmcsd_fixed>;
};
&mmc2 { &mmc2 {
vmmc-supply = <&vmmcsd_fixed>; vmmc-supply = <&vmmcsd_fixed>;
pinctrl-names = "default"; pinctrl-names = "default";
...@@ -37,68 +33,6 @@ &mmc2 { ...@@ -37,68 +33,6 @@ &mmc2 {
status = "okay"; status = "okay";
}; };
&am33xx_pinmux {
nxp_hdmi_bonelt_pins: nxp-hdmi-bonelt-pins {
pinctrl-single,pins = <
AM33XX_PADCONF(AM335X_PIN_XDMA_EVENT_INTR0, PIN_OUTPUT_PULLDOWN, MUX_MODE3)
AM33XX_PADCONF(AM335X_PIN_LCD_DATA0, PIN_OUTPUT, MUX_MODE0)
AM33XX_PADCONF(AM335X_PIN_LCD_DATA1, PIN_OUTPUT, MUX_MODE0)
AM33XX_PADCONF(AM335X_PIN_LCD_DATA2, PIN_OUTPUT, MUX_MODE0)
AM33XX_PADCONF(AM335X_PIN_LCD_DATA3, PIN_OUTPUT, MUX_MODE0)
AM33XX_PADCONF(AM335X_PIN_LCD_DATA4, PIN_OUTPUT, MUX_MODE0)
AM33XX_PADCONF(AM335X_PIN_LCD_DATA5, PIN_OUTPUT, MUX_MODE0)
AM33XX_PADCONF(AM335X_PIN_LCD_DATA6, PIN_OUTPUT, MUX_MODE0)
AM33XX_PADCONF(AM335X_PIN_LCD_DATA7, PIN_OUTPUT, MUX_MODE0)
AM33XX_PADCONF(AM335X_PIN_LCD_DATA8, PIN_OUTPUT, MUX_MODE0)
AM33XX_PADCONF(AM335X_PIN_LCD_DATA9, PIN_OUTPUT, MUX_MODE0)
AM33XX_PADCONF(AM335X_PIN_LCD_DATA10, PIN_OUTPUT, MUX_MODE0)
AM33XX_PADCONF(AM335X_PIN_LCD_DATA11, PIN_OUTPUT, MUX_MODE0)
AM33XX_PADCONF(AM335X_PIN_LCD_DATA12, PIN_OUTPUT, MUX_MODE0)
AM33XX_PADCONF(AM335X_PIN_LCD_DATA13, PIN_OUTPUT, MUX_MODE0)
AM33XX_PADCONF(AM335X_PIN_LCD_DATA14, PIN_OUTPUT, MUX_MODE0)
AM33XX_PADCONF(AM335X_PIN_LCD_DATA15, PIN_OUTPUT, MUX_MODE0)
AM33XX_PADCONF(AM335X_PIN_LCD_VSYNC, PIN_OUTPUT_PULLDOWN, MUX_MODE0)
AM33XX_PADCONF(AM335X_PIN_LCD_HSYNC, PIN_OUTPUT_PULLDOWN, MUX_MODE0)
AM33XX_PADCONF(AM335X_PIN_LCD_PCLK, PIN_OUTPUT_PULLDOWN, MUX_MODE0)
AM33XX_PADCONF(AM335X_PIN_LCD_AC_BIAS_EN, PIN_OUTPUT_PULLDOWN, MUX_MODE0)
>;
};
nxp_hdmi_bonelt_off_pins: nxp-hdmi-bonelt-off-pins {
pinctrl-single,pins = <
AM33XX_PADCONF(AM335X_PIN_XDMA_EVENT_INTR0, PIN_OUTPUT_PULLDOWN, MUX_MODE3)
>;
};
mcasp0_pins: mcasp0-pins {
pinctrl-single,pins = <
AM33XX_PADCONF(AM335X_PIN_MCASP0_AHCLKX, PIN_INPUT_PULLUP, MUX_MODE0)
AM33XX_PADCONF(AM335X_PIN_MCASP0_AHCLKR, PIN_OUTPUT_PULLDOWN, MUX_MODE2) /* mcasp0_ahclkr.mcasp0_axr2*/
AM33XX_PADCONF(AM335X_PIN_MCASP0_FSX, PIN_OUTPUT_PULLUP, MUX_MODE0)
AM33XX_PADCONF(AM335X_PIN_MCASP0_ACLKX, PIN_OUTPUT_PULLDOWN, MUX_MODE0)
AM33XX_PADCONF(AM335X_PIN_GPMC_A11, PIN_OUTPUT_PULLDOWN, MUX_MODE7) /* gpmc_a11.GPIO1_27 */
>;
};
flash_enable: flash-enable {
pinctrl-single,pins = <
AM33XX_PADCONF(AM335X_PIN_RMII1_REF_CLK, PIN_OUTPUT_PULLDOWN, MUX_MODE7) /* rmii1_ref_clk.gpio0_29 */
>;
};
imu_interrupt: imu-interrupt {
pinctrl-single,pins = <
AM33XX_PADCONF(AM335X_PIN_MII1_RX_ER, PIN_INPUT_PULLDOWN, MUX_MODE7) /* mii1_rx_er.gpio3_2 */
>;
};
ethernet_interrupt: ethernet-interrupt{
pinctrl-single,pins = <
AM33XX_PADCONF(AM335X_PIN_MII1_COL, PIN_INPUT_PULLDOWN, MUX_MODE7) /* mii1_col.gpio3_0 */
>;
};
};
&lcdc { &lcdc {
status = "okay"; status = "okay";
...@@ -167,10 +101,6 @@ bmp280: pressure@76 { ...@@ -167,10 +101,6 @@ bmp280: pressure@76 {
}; };
}; };
&rtc {
system-power-controller;
};
&mcasp0 { &mcasp0 {
#sound-dai-cells = <0>; #sound-dai-cells = <0>;
pinctrl-names = "default"; pinctrl-names = "default";
...@@ -267,6 +197,66 @@ &am33xx_pinmux { ...@@ -267,6 +197,66 @@ &am33xx_pinmux {
pinctrl-names = "default"; pinctrl-names = "default";
pinctrl-0 = <&clkout2_pin>; pinctrl-0 = <&clkout2_pin>;
nxp_hdmi_bonelt_pins: nxp-hdmi-bonelt-pins {
pinctrl-single,pins = <
AM33XX_PADCONF(AM335X_PIN_XDMA_EVENT_INTR0, PIN_OUTPUT_PULLDOWN, MUX_MODE3)
AM33XX_PADCONF(AM335X_PIN_LCD_DATA0, PIN_OUTPUT, MUX_MODE0)
AM33XX_PADCONF(AM335X_PIN_LCD_DATA1, PIN_OUTPUT, MUX_MODE0)
AM33XX_PADCONF(AM335X_PIN_LCD_DATA2, PIN_OUTPUT, MUX_MODE0)
AM33XX_PADCONF(AM335X_PIN_LCD_DATA3, PIN_OUTPUT, MUX_MODE0)
AM33XX_PADCONF(AM335X_PIN_LCD_DATA4, PIN_OUTPUT, MUX_MODE0)
AM33XX_PADCONF(AM335X_PIN_LCD_DATA5, PIN_OUTPUT, MUX_MODE0)
AM33XX_PADCONF(AM335X_PIN_LCD_DATA6, PIN_OUTPUT, MUX_MODE0)
AM33XX_PADCONF(AM335X_PIN_LCD_DATA7, PIN_OUTPUT, MUX_MODE0)
AM33XX_PADCONF(AM335X_PIN_LCD_DATA8, PIN_OUTPUT, MUX_MODE0)
AM33XX_PADCONF(AM335X_PIN_LCD_DATA9, PIN_OUTPUT, MUX_MODE0)
AM33XX_PADCONF(AM335X_PIN_LCD_DATA10, PIN_OUTPUT, MUX_MODE0)
AM33XX_PADCONF(AM335X_PIN_LCD_DATA11, PIN_OUTPUT, MUX_MODE0)
AM33XX_PADCONF(AM335X_PIN_LCD_DATA12, PIN_OUTPUT, MUX_MODE0)
AM33XX_PADCONF(AM335X_PIN_LCD_DATA13, PIN_OUTPUT, MUX_MODE0)
AM33XX_PADCONF(AM335X_PIN_LCD_DATA14, PIN_OUTPUT, MUX_MODE0)
AM33XX_PADCONF(AM335X_PIN_LCD_DATA15, PIN_OUTPUT, MUX_MODE0)
AM33XX_PADCONF(AM335X_PIN_LCD_VSYNC, PIN_OUTPUT_PULLDOWN, MUX_MODE0)
AM33XX_PADCONF(AM335X_PIN_LCD_HSYNC, PIN_OUTPUT_PULLDOWN, MUX_MODE0)
AM33XX_PADCONF(AM335X_PIN_LCD_PCLK, PIN_OUTPUT_PULLDOWN, MUX_MODE0)
AM33XX_PADCONF(AM335X_PIN_LCD_AC_BIAS_EN, PIN_OUTPUT_PULLDOWN, MUX_MODE0)
>;
};
nxp_hdmi_bonelt_off_pins: nxp-hdmi-bonelt-off-pins {
pinctrl-single,pins = <
AM33XX_PADCONF(AM335X_PIN_XDMA_EVENT_INTR0, PIN_OUTPUT_PULLDOWN, MUX_MODE3)
>;
};
mcasp0_pins: mcasp0-pins {
pinctrl-single,pins = <
AM33XX_PADCONF(AM335X_PIN_MCASP0_AHCLKX, PIN_INPUT_PULLUP, MUX_MODE0)
AM33XX_PADCONF(AM335X_PIN_MCASP0_AHCLKR, PIN_OUTPUT_PULLDOWN, MUX_MODE2) /* mcasp0_ahclkr.mcasp0_axr2*/
AM33XX_PADCONF(AM335X_PIN_MCASP0_FSX, PIN_OUTPUT_PULLUP, MUX_MODE0)
AM33XX_PADCONF(AM335X_PIN_MCASP0_ACLKX, PIN_OUTPUT_PULLDOWN, MUX_MODE0)
AM33XX_PADCONF(AM335X_PIN_GPMC_A11, PIN_OUTPUT_PULLDOWN, MUX_MODE7) /* gpmc_a11.GPIO1_27 */
>;
};
flash_enable: flash-enable {
pinctrl-single,pins = <
AM33XX_PADCONF(AM335X_PIN_RMII1_REF_CLK, PIN_OUTPUT_PULLDOWN, MUX_MODE7) /* rmii1_ref_clk.gpio0_29 */
>;
};
imu_interrupt: imu-interrupt {
pinctrl-single,pins = <
AM33XX_PADCONF(AM335X_PIN_MII1_RX_ER, PIN_INPUT_PULLDOWN, MUX_MODE7) /* mii1_rx_er.gpio3_2 */
>;
};
ethernet_interrupt: ethernet-interrupt{
pinctrl-single,pins = <
AM33XX_PADCONF(AM335X_PIN_MII1_COL, PIN_INPUT_PULLDOWN, MUX_MODE7) /* mii1_col.gpio3_0 */
>;
};
user_leds_s0: user-leds-s0 { user_leds_s0: user-leds-s0 {
pinctrl-single,pins = < pinctrl-single,pins = <
AM33XX_PADCONF(AM335X_PIN_GPMC_A5, PIN_OUTPUT_PULLDOWN, MUX_MODE7) /* gpmc_a5.gpio1_21 */ AM33XX_PADCONF(AM335X_PIN_GPMC_A5, PIN_OUTPUT_PULLDOWN, MUX_MODE7) /* gpmc_a5.gpio1_21 */
...@@ -427,6 +417,7 @@ ethphy0: ethernet-phy@4 { ...@@ -427,6 +417,7 @@ ethphy0: ethernet-phy@4 {
&mmc1 { &mmc1 {
status = "okay"; status = "okay";
vmmc-supply = <&vmmcsd_fixed>;
bus-width = <0x4>; bus-width = <0x4>;
pinctrl-names = "default"; pinctrl-names = "default";
pinctrl-0 = <&mmc1_pins>; pinctrl-0 = <&mmc1_pins>;
...@@ -434,6 +425,7 @@ &mmc1 { ...@@ -434,6 +425,7 @@ &mmc1 {
}; };
&rtc { &rtc {
system-power-controller;
clocks = <&clk_32768_ck>, <&clk_24mhz_clkctrl AM3_CLK_24MHZ_CLKDIV32K_CLKCTRL 0>; clocks = <&clk_32768_ck>, <&clk_24mhz_clkctrl AM3_CLK_24MHZ_CLKDIV32K_CLKCTRL 0>;
clock-names = "ext-clk", "int-clk"; clock-names = "ext-clk", "int-clk";
}; };
arch/arm/boot/dts/am335x-shc.dts
View file @ 2d08a11e
...@@ -140,14 +140,14 @@ ehrpwm1: pwm@200 { ...@@ -140,14 +140,14 @@ ehrpwm1: pwm@200 {
}; };
&gpio1 { &gpio1 {
hmtc_rst { hmtc-rst-hog {
gpio-hog; gpio-hog;
gpios = <24 GPIO_ACTIVE_LOW>; gpios = <24 GPIO_ACTIVE_LOW>;
output-high; output-high;
line-name = "homematic_reset"; line-name = "homematic_reset";
}; };
hmtc_prog { hmtc-prog-hog {
gpio-hog; gpio-hog;
gpios = <27 GPIO_ACTIVE_LOW>; gpios = <27 GPIO_ACTIVE_LOW>;
output-high; output-high;
...@@ -156,14 +156,14 @@ hmtc_prog { ...@@ -156,14 +156,14 @@ hmtc_prog {
}; };
&gpio3 { &gpio3 {
zgb_rst { zgb-rst-hog {
gpio-hog; gpio-hog;
gpios = <18 GPIO_ACTIVE_LOW>; gpios = <18 GPIO_ACTIVE_LOW>;
output-low; output-low;
line-name = "zigbee_reset"; line-name = "zigbee_reset";
}; };
zgb_boot { zgb-boot-hog {
gpio-hog; gpio-hog;
gpios = <19 GPIO_ACTIVE_HIGH>; gpios = <19 GPIO_ACTIVE_HIGH>;
output-high; output-high;
......
arch/arm/boot/dts/am33xx-l4.dtsi
View file @ 2d08a11e
...@@ -1486,7 +1486,7 @@ mailbox: mailbox@0 { ...@@ -1486,7 +1486,7 @@ mailbox: mailbox@0 {
#mbox-cells = <1>; #mbox-cells = <1>;
ti,mbox-num-users = <4>; ti,mbox-num-users = <4>;
ti,mbox-num-fifos = <8>; ti,mbox-num-fifos = <8>;
mbox_wkupm3: wkup_m3 { mbox_wkupm3: mbox-wkup-m3 {
ti,mbox-send-noirq; ti,mbox-send-noirq;
ti,mbox-tx = <0 0 0>; ti,mbox-tx = <0 0 0>;
ti,mbox-rx = <0 0 3>; ti,mbox-rx = <0 0 3>;
...@@ -1789,7 +1789,7 @@ gpio2: gpio@0 { ...@@ -1789,7 +1789,7 @@ gpio2: gpio@0 {
}; };
}; };
target-module@ae000 { /* 0x481ae000, ap 56 3a.0 */ gpio3_target: target-module@ae000 { /* 0x481ae000, ap 56 3a.0 */
compatible = "ti,sysc-omap2", "ti,sysc"; compatible = "ti,sysc-omap2", "ti,sysc";
reg = <0xae000 0x4>, reg = <0xae000 0x4>,
<0xae010 0x4>, <0xae010 0x4>,
......
arch/arm/boot/dts/am437x-gp-evm.dts
View file @ 2d08a11e
...@@ -786,7 +786,7 @@ &gpio0 { ...@@ -786,7 +786,7 @@ &gpio0 {
pinctrl-0 = <&gpio0_pins>; pinctrl-0 = <&gpio0_pins>;
status = "okay"; status = "okay";
p23 { sel-emmc-nand-hog {
gpio-hog; gpio-hog;
gpios = <23 GPIO_ACTIVE_HIGH>; gpios = <23 GPIO_ACTIVE_HIGH>;
/* SelEMMCorNAND selects between eMMC and NAND: /* SelEMMCorNAND selects between eMMC and NAND:
...@@ -813,13 +813,16 @@ &gpio4 { ...@@ -813,13 +813,16 @@ &gpio4 {
status = "okay"; status = "okay";
}; };
&gpio5_target {
ti,no-reset-on-init;
};
&gpio5 { &gpio5 {
pinctrl-names = "default"; pinctrl-names = "default";
pinctrl-0 = <&display_mux_pins>; pinctrl-0 = <&display_mux_pins>;
status = "okay"; status = "okay";
ti,no-reset-on-init;
p8 { sel-lcd-hdmi-hog {
/* /*
* SelLCDorHDMI selects between display and audio paths: * SelLCDorHDMI selects between display and audio paths:
* Low: HDMI display with audio via HDMI * Low: HDMI display with audio via HDMI
......
arch/arm/boot/dts/am437x-l4.dtsi
View file @ 2d08a11e
...@@ -194,7 +194,7 @@ SYSC_OMAP2_SOFTRESET | ...@@ -194,7 +194,7 @@ SYSC_OMAP2_SOFTRESET |
ranges = <0x0 0x9000 0x1000>; ranges = <0x0 0x9000 0x1000>;
uart0: serial@0 { uart0: serial@0 {
compatible = "ti,am4372-uart","ti,omap2-uart"; compatible = "ti,am4372-uart";
reg = <0x0 0x2000>; reg = <0x0 0x2000>;
interrupts = <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>;
}; };
...@@ -712,7 +712,7 @@ SYSC_OMAP2_SOFTRESET | ...@@ -712,7 +712,7 @@ SYSC_OMAP2_SOFTRESET |
ranges = <0x0 0x22000 0x1000>; ranges = <0x0 0x22000 0x1000>;
uart1: serial@0 { uart1: serial@0 {
compatible = "ti,am4372-uart","ti,omap2-uart"; compatible = "ti,am4372-uart";
reg = <0x0 0x2000>; reg = <0x0 0x2000>;
interrupts = <GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>;
status = "disabled"; status = "disabled";
...@@ -740,7 +740,7 @@ SYSC_OMAP2_SOFTRESET | ...@@ -740,7 +740,7 @@ SYSC_OMAP2_SOFTRESET |
ranges = <0x0 0x24000 0x1000>; ranges = <0x0 0x24000 0x1000>;
uart2: serial@0 { uart2: serial@0 {
compatible = "ti,am4372-uart","ti,omap2-uart"; compatible = "ti,am4372-uart";
reg = <0x0 0x2000>; reg = <0x0 0x2000>;
interrupts = <GIC_SPI 74 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 74 IRQ_TYPE_LEVEL_HIGH>;
status = "disabled"; status = "disabled";
...@@ -1168,7 +1168,7 @@ mailbox: mailbox@0 { ...@@ -1168,7 +1168,7 @@ mailbox: mailbox@0 {
#mbox-cells = <1>; #mbox-cells = <1>;
ti,mbox-num-users = <4>; ti,mbox-num-users = <4>;
ti,mbox-num-fifos = <8>; ti,mbox-num-fifos = <8>;
mbox_wkupm3: wkup_m3 { mbox_wkupm3: mbox-wkup-m3 {
ti,mbox-send-noirq; ti,mbox-send-noirq;
ti,mbox-tx = <0 0 0>; ti,mbox-tx = <0 0 0>;
ti,mbox-rx = <0 0 3>; ti,mbox-rx = <0 0 3>;
...@@ -1399,7 +1399,7 @@ SYSC_OMAP2_SOFTRESET | ...@@ -1399,7 +1399,7 @@ SYSC_OMAP2_SOFTRESET |
ranges = <0x0 0xa6000 0x1000>; ranges = <0x0 0xa6000 0x1000>;
uart3: serial@0 { uart3: serial@0 {
compatible = "ti,am4372-uart","ti,omap2-uart"; compatible = "ti,am4372-uart";
reg = <0x0 0x2000>; reg = <0x0 0x2000>;
interrupts = <GIC_SPI 44 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 44 IRQ_TYPE_LEVEL_HIGH>;
status = "disabled"; status = "disabled";
...@@ -1427,7 +1427,7 @@ SYSC_OMAP2_SOFTRESET | ...@@ -1427,7 +1427,7 @@ SYSC_OMAP2_SOFTRESET |
ranges = <0x0 0xa8000 0x1000>; ranges = <0x0 0xa8000 0x1000>;
uart4: serial@0 { uart4: serial@0 {
compatible = "ti,am4372-uart","ti,omap2-uart"; compatible = "ti,am4372-uart";
reg = <0x0 0x2000>; reg = <0x0 0x2000>;
interrupts = <GIC_SPI 45 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 45 IRQ_TYPE_LEVEL_HIGH>;
status = "disabled"; status = "disabled";
...@@ -1455,7 +1455,7 @@ SYSC_OMAP2_SOFTRESET | ...@@ -1455,7 +1455,7 @@ SYSC_OMAP2_SOFTRESET |
ranges = <0x0 0xaa000 0x1000>; ranges = <0x0 0xaa000 0x1000>;
uart5: serial@0 { uart5: serial@0 {
compatible = "ti,am4372-uart","ti,omap2-uart"; compatible = "ti,am4372-uart";
reg = <0x0 0x2000>; reg = <0x0 0x2000>;
interrupts = <GIC_SPI 46 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 46 IRQ_TYPE_LEVEL_HIGH>;
status = "disabled"; status = "disabled";
...@@ -2070,7 +2070,7 @@ gpio4: gpio@0 { ...@@ -2070,7 +2070,7 @@ gpio4: gpio@0 {
}; };
}; };
target-module@22000 { /* 0x48322000, ap 116 64.0 */ gpio5_target: target-module@22000 { /* 0x48322000, ap 116 64.0 */
compatible = "ti,sysc-omap2", "ti,sysc"; compatible = "ti,sysc-omap2", "ti,sysc";
reg = <0x22000 0x4>, reg = <0x22000 0x4>,
<0x22010 0x4>, <0x22010 0x4>,
......
arch/arm/boot/dts/am43x-epos-evm.dts
View file @ 2d08a11e
...@@ -725,7 +725,7 @@ &gpio2 { ...@@ -725,7 +725,7 @@ &gpio2 {
pinctrl-0 = <&display_mux_pins>; pinctrl-0 = <&display_mux_pins>;
status = "okay"; status = "okay";
p1 { sel-lcd-hdmi-hog {
/* /*
* SelLCDorHDMI selects between display and audio paths: * SelLCDorHDMI selects between display and audio paths:
* Low: HDMI display with audio via HDMI * Low: HDMI display with audio via HDMI
......
arch/arm/boot/dts/am57xx-cl-som-am57x.dts
View file @ 2d08a11e
...@@ -454,20 +454,20 @@ &sata { ...@@ -454,20 +454,20 @@ &sata {
&mailbox5 { &mailbox5 {
status = "okay"; status = "okay";
mbox_ipu1_ipc3x: mbox_ipu1_ipc3x { mbox_ipu1_ipc3x: mbox-ipu1-ipc3x {
status = "okay"; status = "okay";
}; };
mbox_dsp1_ipc3x: mbox_dsp1_ipc3x { mbox_dsp1_ipc3x: mbox-dsp1-ipc3x {
status = "okay"; status = "okay";
}; };
}; };
&mailbox6 { &mailbox6 {
status = "okay"; status = "okay";
mbox_ipu2_ipc3x: mbox_ipu2_ipc3x { mbox_ipu2_ipc3x: mbox-ipu2-ipc3x {
status = "okay"; status = "okay";
}; };
mbox_dsp2_ipc3x: mbox_dsp2_ipc3x { mbox_dsp2_ipc3x: mbox-dsp2-ipc3x {
status = "okay"; status = "okay";
}; };
}; };
...@@ -610,12 +610,11 @@ &mcasp3 { ...@@ -610,12 +610,11 @@ &mcasp3 {
>; >;
}; };
&gpio3 { &gpio3_target {
status = "okay";
ti,no-reset-on-init; ti,no-reset-on-init;
}; };
&gpio2 { &gpio2_target {
status = "okay"; status = "okay";
ti,no-reset-on-init; ti,no-reset-on-init;
}; };
arch/arm/boot/dts/dm816x.dtsi
View file @ 2d08a11e
...@@ -351,7 +351,7 @@ mailbox: mailbox@480c8000 { ...@@ -351,7 +351,7 @@ mailbox: mailbox@480c8000 {
#mbox-cells = <1>; #mbox-cells = <1>;
ti,mbox-num-users = <4>; ti,mbox-num-users = <4>;
ti,mbox-num-fifos = <12>; ti,mbox-num-fifos = <12>;
mbox_dsp: mbox_dsp { mbox_dsp: mbox-dsp {
ti,mbox-tx = <3 0 0>; ti,mbox-tx = <3 0 0>;
ti,mbox-rx = <0 0 0>; ti,mbox-rx = <0 0 0>;
}; };
......
arch/arm/boot/dts/dra7-evm.dts
View file @ 2d08a11e
...@@ -366,7 +366,7 @@ pcf_hdmi: gpio@26 { ...@@ -366,7 +366,7 @@ pcf_hdmi: gpio@26 {
reg = <0x26>; reg = <0x26>;
gpio-controller; gpio-controller;
#gpio-cells = <2>; #gpio-cells = <2>;
p1 { hdmi-audio-hog {
/* vin6_sel_s0: high: VIN6, low: audio */ /* vin6_sel_s0: high: VIN6, low: audio */
gpio-hog; gpio-hog;
gpios = <1 GPIO_ACTIVE_HIGH>; gpios = <1 GPIO_ACTIVE_HIGH>;
......
arch/arm/boot/dts/dra7-ipu-dsp-common.dtsi
View file @ 2d08a11e
...@@ -5,17 +5,17 @@ ...@@ -5,17 +5,17 @@
&mailbox5 { &mailbox5 {
status = "okay"; status = "okay";
mbox_ipu1_ipc3x: mbox_ipu1_ipc3x { mbox_ipu1_ipc3x: mbox-ipu1-ipc3x {
status = "okay"; status = "okay";
}; };
mbox_dsp1_ipc3x: mbox_dsp1_ipc3x { mbox_dsp1_ipc3x: mbox-dsp1-ipc3x {
status = "okay"; status = "okay";
}; };
}; };
&mailbox6 { &mailbox6 {
status = "okay"; status = "okay";
mbox_ipu2_ipc3x: mbox_ipu2_ipc3x { mbox_ipu2_ipc3x: mbox-ipu2-ipc3x {
status = "okay"; status = "okay";
}; };
}; };
......
arch/arm/boot/dts/dra7-l4.dtsi
View file @ 2d08a11e
...@@ -1159,7 +1159,7 @@ SYSC_OMAP2_SOFTRESET | ...@@ -1159,7 +1159,7 @@ SYSC_OMAP2_SOFTRESET |
ranges = <0x0 0x20000 0x1000>; ranges = <0x0 0x20000 0x1000>;
uart3: serial@0 { uart3: serial@0 {
compatible = "ti,dra742-uart", "ti,omap4-uart"; compatible = "ti,dra742-uart";
reg = <0x0 0x100>; reg = <0x0 0x100>;
interrupts = <GIC_SPI 69 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 69 IRQ_TYPE_LEVEL_HIGH>;
clock-frequency = <48000000>; clock-frequency = <48000000>;
...@@ -1343,7 +1343,7 @@ gpio8: gpio@0 { ...@@ -1343,7 +1343,7 @@ gpio8: gpio@0 {
}; };
}; };
target-module@55000 { /* 0x48055000, ap 13 0e.0 */ gpio2_target: target-module@55000 { /* 0x48055000, ap 13 0e.0 */
compatible = "ti,sysc-omap2", "ti,sysc"; compatible = "ti,sysc-omap2", "ti,sysc";
reg = <0x55000 0x4>, reg = <0x55000 0x4>,
<0x55010 0x4>, <0x55010 0x4>,
...@@ -1376,7 +1376,7 @@ gpio2: gpio@0 { ...@@ -1376,7 +1376,7 @@ gpio2: gpio@0 {
}; };
}; };
target-module@57000 { /* 0x48057000, ap 15 06.0 */ gpio3_target: target-module@57000 { /* 0x48057000, ap 15 06.0 */
compatible = "ti,sysc-omap2", "ti,sysc"; compatible = "ti,sysc-omap2", "ti,sysc";
reg = <0x57000 0x4>, reg = <0x57000 0x4>,
<0x57010 0x4>, <0x57010 0x4>,
...@@ -1562,7 +1562,7 @@ SYSC_OMAP2_SOFTRESET | ...@@ -1562,7 +1562,7 @@ SYSC_OMAP2_SOFTRESET |
ranges = <0x0 0x66000 0x1000>; ranges = <0x0 0x66000 0x1000>;
uart5: serial@0 { uart5: serial@0 {
compatible = "ti,dra742-uart", "ti,omap4-uart"; compatible = "ti,dra742-uart";
reg = <0x0 0x100>; reg = <0x0 0x100>;
interrupts = <GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH>;
clock-frequency = <48000000>; clock-frequency = <48000000>;
...@@ -1594,7 +1594,7 @@ SYSC_OMAP2_SOFTRESET | ...@@ -1594,7 +1594,7 @@ SYSC_OMAP2_SOFTRESET |
ranges = <0x0 0x68000 0x1000>; ranges = <0x0 0x68000 0x1000>;
uart6: serial@0 { uart6: serial@0 {
compatible = "ti,dra742-uart", "ti,omap4-uart"; compatible = "ti,dra742-uart";
reg = <0x0 0x100>; reg = <0x0 0x100>;
interrupts = <GIC_SPI 101 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 101 IRQ_TYPE_LEVEL_HIGH>;
clock-frequency = <48000000>; clock-frequency = <48000000>;
...@@ -1626,7 +1626,7 @@ SYSC_OMAP2_SOFTRESET | ...@@ -1626,7 +1626,7 @@ SYSC_OMAP2_SOFTRESET |
ranges = <0x0 0x6a000 0x1000>; ranges = <0x0 0x6a000 0x1000>;
uart1: serial@0 { uart1: serial@0 {
compatible = "ti,dra742-uart", "ti,omap4-uart"; compatible = "ti,dra742-uart";
reg = <0x0 0x100>; reg = <0x0 0x100>;
interrupts-extended = <&crossbar_mpu GIC_SPI 67 IRQ_TYPE_LEVEL_HIGH>; interrupts-extended = <&crossbar_mpu GIC_SPI 67 IRQ_TYPE_LEVEL_HIGH>;
clock-frequency = <48000000>; clock-frequency = <48000000>;
...@@ -1658,7 +1658,7 @@ SYSC_OMAP2_SOFTRESET | ...@@ -1658,7 +1658,7 @@ SYSC_OMAP2_SOFTRESET |
ranges = <0x0 0x6c000 0x1000>; ranges = <0x0 0x6c000 0x1000>;
uart2: serial@0 { uart2: serial@0 {
compatible = "ti,dra742-uart", "ti,omap4-uart"; compatible = "ti,dra742-uart";
reg = <0x0 0x100>; reg = <0x0 0x100>;
interrupts = <GIC_SPI 68 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 68 IRQ_TYPE_LEVEL_HIGH>;
clock-frequency = <48000000>; clock-frequency = <48000000>;
...@@ -1690,7 +1690,7 @@ SYSC_OMAP2_SOFTRESET | ...@@ -1690,7 +1690,7 @@ SYSC_OMAP2_SOFTRESET |
ranges = <0x0 0x6e000 0x1000>; ranges = <0x0 0x6e000 0x1000>;
uart4: serial@0 { uart4: serial@0 {
compatible = "ti,dra742-uart", "ti,omap4-uart"; compatible = "ti,dra742-uart";
reg = <0x0 0x100>; reg = <0x0 0x100>;
interrupts = <GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>;
clock-frequency = <48000000>; clock-frequency = <48000000>;
...@@ -2424,7 +2424,7 @@ SYSC_OMAP2_SOFTRESET | ...@@ -2424,7 +2424,7 @@ SYSC_OMAP2_SOFTRESET |
ranges = <0x0 0x20000 0x1000>; ranges = <0x0 0x20000 0x1000>;
uart7: serial@0 { uart7: serial@0 {
compatible = "ti,dra742-uart", "ti,omap4-uart"; compatible = "ti,dra742-uart";
reg = <0x0 0x100>; reg = <0x0 0x100>;
interrupts = <GIC_SPI 218 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 218 IRQ_TYPE_LEVEL_HIGH>;
clock-frequency = <48000000>; clock-frequency = <48000000>;
...@@ -2454,7 +2454,7 @@ SYSC_OMAP2_SOFTRESET | ...@@ -2454,7 +2454,7 @@ SYSC_OMAP2_SOFTRESET |
ranges = <0x0 0x22000 0x1000>; ranges = <0x0 0x22000 0x1000>;
uart8: serial@0 { uart8: serial@0 {
compatible = "ti,dra742-uart", "ti,omap4-uart"; compatible = "ti,dra742-uart";
reg = <0x0 0x100>; reg = <0x0 0x100>;
interrupts = <GIC_SPI 219 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 219 IRQ_TYPE_LEVEL_HIGH>;
clock-frequency = <48000000>; clock-frequency = <48000000>;
...@@ -2484,7 +2484,7 @@ SYSC_OMAP2_SOFTRESET | ...@@ -2484,7 +2484,7 @@ SYSC_OMAP2_SOFTRESET |
ranges = <0x0 0x24000 0x1000>; ranges = <0x0 0x24000 0x1000>;
uart9: serial@0 { uart9: serial@0 {
compatible = "ti,dra742-uart", "ti,omap4-uart"; compatible = "ti,dra742-uart";
reg = <0x0 0x100>; reg = <0x0 0x100>;
interrupts = <GIC_SPI 220 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 220 IRQ_TYPE_LEVEL_HIGH>;
clock-frequency = <48000000>; clock-frequency = <48000000>;
...@@ -4530,7 +4530,7 @@ SYSC_OMAP2_SOFTRESET | ...@@ -4530,7 +4530,7 @@ SYSC_OMAP2_SOFTRESET |
ranges = <0x0 0xb000 0x1000>; ranges = <0x0 0xb000 0x1000>;
uart10: serial@0 { uart10: serial@0 {
compatible = "ti,dra742-uart", "ti,omap4-uart"; compatible = "ti,dra742-uart";
reg = <0x0 0x100>; reg = <0x0 0x100>;
interrupts = <GIC_SPI 221 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 221 IRQ_TYPE_LEVEL_HIGH>;
clock-frequency = <48000000>; clock-frequency = <48000000>;
......
arch/arm/boot/dts/dra71-evm.dts
View file @ 2d08a11e
...@@ -187,7 +187,7 @@ &pcf_gpio_21 { ...@@ -187,7 +187,7 @@ &pcf_gpio_21 {
}; };
&pcf_hdmi { &pcf_hdmi {
p0 { hdmi-i2c-disable-hog {
/* /*
* PM_OEn to High: Disable routing I2C3 to PM_I2C * PM_OEn to High: Disable routing I2C3 to PM_I2C
* With this PM_SEL(p3) should not matter * With this PM_SEL(p3) should not matter
......
arch/arm/boot/dts/dra72-evm-common.dtsi
View file @ 2d08a11e
...@@ -268,7 +268,7 @@ pcf_hdmi: pcf8575@26 { ...@@ -268,7 +268,7 @@ pcf_hdmi: pcf8575@26 {
*/ */
lines-initial-states = <0x0f2b>; lines-initial-states = <0x0f2b>;
p1 { hdmi-audio-hog {
/* vin6_sel_s0: high: VIN6, low: audio */ /* vin6_sel_s0: high: VIN6, low: audio */
gpio-hog; gpio-hog;
gpios = <1 GPIO_ACTIVE_HIGH>; gpios = <1 GPIO_ACTIVE_HIGH>;
......
arch/arm/boot/dts/dra72x.dtsi
View file @ 2d08a11e
...@@ -77,12 +77,12 @@ &dss { ...@@ -77,12 +77,12 @@ &dss {
}; };
&mailbox5 { &mailbox5 {
mbox_ipu1_ipc3x: mbox_ipu1_ipc3x { mbox_ipu1_ipc3x: mbox-ipu1-ipc3x {
ti,mbox-tx = <6 2 2>; ti,mbox-tx = <6 2 2>;
ti,mbox-rx = <4 2 2>; ti,mbox-rx = <4 2 2>;
status = "disabled"; status = "disabled";
}; };
mbox_dsp1_ipc3x: mbox_dsp1_ipc3x { mbox_dsp1_ipc3x: mbox-dsp1-ipc3x {
ti,mbox-tx = <5 2 2>; ti,mbox-tx = <5 2 2>;
ti,mbox-rx = <1 2 2>; ti,mbox-rx = <1 2 2>;
status = "disabled"; status = "disabled";
...@@ -90,7 +90,7 @@ mbox_dsp1_ipc3x: mbox_dsp1_ipc3x { ...@@ -90,7 +90,7 @@ mbox_dsp1_ipc3x: mbox_dsp1_ipc3x {
}; };
&mailbox6 { &mailbox6 {
mbox_ipu2_ipc3x: mbox_ipu2_ipc3x { mbox_ipu2_ipc3x: mbox-ipu2-ipc3x {
ti,mbox-tx = <6 2 2>; ti,mbox-tx = <6 2 2>;
ti,mbox-rx = <4 2 2>; ti,mbox-rx = <4 2 2>;
status = "disabled"; status = "disabled";
......
arch/arm/boot/dts/dra74-ipu-dsp-common.dtsi
View file @ 2d08a11e
...@@ -6,7 +6,7 @@ ...@@ -6,7 +6,7 @@
#include "dra7-ipu-dsp-common.dtsi" #include "dra7-ipu-dsp-common.dtsi"
&mailbox6 { &mailbox6 {
mbox_dsp2_ipc3x: mbox_dsp2_ipc3x { mbox_dsp2_ipc3x: mbox-dsp2-ipc3x {
status = "okay"; status = "okay";
}; };
}; };
......
arch/arm/boot/dts/dra74x.dtsi
View file @ 2d08a11e
...@@ -188,12 +188,12 @@ &dss { ...@@ -188,12 +188,12 @@ &dss {
}; };
&mailbox5 { &mailbox5 {
mbox_ipu1_ipc3x: mbox_ipu1_ipc3x { mbox_ipu1_ipc3x: mbox-ipu1-ipc3x {
ti,mbox-tx = <6 2 2>; ti,mbox-tx = <6 2 2>;
ti,mbox-rx = <4 2 2>; ti,mbox-rx = <4 2 2>;
status = "disabled"; status = "disabled";
}; };
mbox_dsp1_ipc3x: mbox_dsp1_ipc3x { mbox_dsp1_ipc3x: mbox-dsp1-ipc3x {
ti,mbox-tx = <5 2 2>; ti,mbox-tx = <5 2 2>;
ti,mbox-rx = <1 2 2>; ti,mbox-rx = <1 2 2>;
status = "disabled"; status = "disabled";
...@@ -201,12 +201,12 @@ mbox_dsp1_ipc3x: mbox_dsp1_ipc3x { ...@@ -201,12 +201,12 @@ mbox_dsp1_ipc3x: mbox_dsp1_ipc3x {
}; };
&mailbox6 { &mailbox6 {
mbox_ipu2_ipc3x: mbox_ipu2_ipc3x { mbox_ipu2_ipc3x: mbox-ipu2-ipc3x {
ti,mbox-tx = <6 2 2>; ti,mbox-tx = <6 2 2>;
ti,mbox-rx = <4 2 2>; ti,mbox-rx = <4 2 2>;
status = "disabled"; status = "disabled";
}; };
mbox_dsp2_ipc3x: mbox_dsp2_ipc3x { mbox_dsp2_ipc3x: mbox-dsp2-ipc3x {
ti,mbox-tx = <5 2 2>; ti,mbox-tx = <5 2 2>;
ti,mbox-rx = <1 2 2>; ti,mbox-rx = <1 2 2>;
status = "disabled"; status = "disabled";
......
arch/arm/boot/dts/dra76-evm.dts
View file @ 2d08a11e
...@@ -158,12 +158,6 @@ aic_dvdd: fixedregulator-aic_dvdd { ...@@ -158,12 +158,6 @@ aic_dvdd: fixedregulator-aic_dvdd {
regulator-max-microvolt = <1800000>; regulator-max-microvolt = <1800000>;
}; };
clk_ov5640_fixed: clock {
compatible = "fixed-clock";
#clock-cells = <0>;
clock-frequency = <24000000>;
};
hdmi0: connector { hdmi0: connector {
compatible = "hdmi-connector"; compatible = "hdmi-connector";
label = "hdmi"; label = "hdmi";
...@@ -381,7 +375,7 @@ pcf_hdmi: pcf8575@26 { ...@@ -381,7 +375,7 @@ pcf_hdmi: pcf8575@26 {
reg = <0x26>; reg = <0x26>;
gpio-controller; gpio-controller;
#gpio-cells = <2>; #gpio-cells = <2>;
p1 { hdmi-audio-hog {
/* vin6_sel_s0: high: VIN6, low: audio */ /* vin6_sel_s0: high: VIN6, low: audio */
gpio-hog; gpio-hog;
gpios = <1 GPIO_ACTIVE_HIGH>; gpios = <1 GPIO_ACTIVE_HIGH>;
...@@ -406,27 +400,6 @@ tlv320aic3106: tlv320aic3106@19 { ...@@ -406,27 +400,6 @@ tlv320aic3106: tlv320aic3106@19 {
}; };
}; };
&i2c5 {
status = "okay";
clock-frequency = <400000>;
ov5640@3c {
compatible = "ovti,ov5640";
reg = <0x3c>;
clocks = <&clk_ov5640_fixed>;
clock-names = "xclk";
port {
csi2_cam0: endpoint {
remote-endpoint = <&csi2_phy0>;
clock-lanes = <0>;
data-lanes = <1 2>;
};
};
};
};
&cpu0 { &cpu0 {
vdd-supply = <&buck10_reg>; vdd-supply = <&buck10_reg>;
}; };
...@@ -573,14 +546,6 @@ can-transceiver { ...@@ -573,14 +546,6 @@ can-transceiver {
}; };
}; };
&csi2_0 {
csi2_phy0: endpoint {
remote-endpoint = <&csi2_cam0>;
clock-lanes = <0>;
data-lanes = <1 2>;
};
};
&ipu2 { &ipu2 {
status = "okay"; status = "okay";
memory-region = <&ipu2_cma_pool>; memory-region = <&ipu2_cma_pool>;
......
arch/arm/boot/dts/omap2420.dtsi
View file @ 2d08a11e
...@@ -192,16 +192,15 @@ mailbox: mailbox@48094000 { ...@@ -192,16 +192,15 @@ mailbox: mailbox@48094000 {
compatible = "ti,omap2-mailbox"; compatible = "ti,omap2-mailbox";
reg = <0x48094000 0x200>; reg = <0x48094000 0x200>;
interrupts = <26>, <34>; interrupts = <26>, <34>;
interrupt-names = "dsp", "iva";
ti,hwmods = "mailbox"; ti,hwmods = "mailbox";
#mbox-cells = <1>; #mbox-cells = <1>;
ti,mbox-num-users = <4>; ti,mbox-num-users = <4>;
ti,mbox-num-fifos = <6>; ti,mbox-num-fifos = <6>;
mbox_dsp: dsp { mbox_dsp: mbox-dsp {
ti,mbox-tx = <0 0 0>; ti,mbox-tx = <0 0 0>;
ti,mbox-rx = <1 0 0>; ti,mbox-rx = <1 0 0>;
}; };
mbox_iva: iva { mbox_iva: mbox-iva {
ti,mbox-tx = <2 1 3>; ti,mbox-tx = <2 1 3>;
ti,mbox-rx = <3 1 3>; ti,mbox-rx = <3 1 3>;
}; };
......
arch/arm/boot/dts/omap2430.dtsi
View file @ 2d08a11e
...@@ -284,7 +284,7 @@ mailbox: mailbox@48094000 { ...@@ -284,7 +284,7 @@ mailbox: mailbox@48094000 {
#mbox-cells = <1>; #mbox-cells = <1>;
ti,mbox-num-users = <4>; ti,mbox-num-users = <4>;
ti,mbox-num-fifos = <6>; ti,mbox-num-fifos = <6>;
mbox_dsp: dsp { mbox_dsp: mbox-dsp {
ti,mbox-tx = <0 0 0>; ti,mbox-tx = <0 0 0>;
ti,mbox-rx = <1 0 0>; ti,mbox-rx = <1 0 0>;
}; };
......
arch/arm/boot/dts/omap3-evm-processor-common.dtsi
View file @ 2d08a11e
...@@ -195,7 +195,7 @@ &uart3 { ...@@ -195,7 +195,7 @@ &uart3 {
* for bus switch SN74CB3Q3384A, level-shifter SN74AVC16T245DGGR, and 1.8V. * for bus switch SN74CB3Q3384A, level-shifter SN74AVC16T245DGGR, and 1.8V.
*/ */
&gpio2 { &gpio2 {
en_usb2_port { en-usb2-port-hog {
gpio-hog; gpio-hog;
gpios = <29 GPIO_ACTIVE_HIGH>; /* gpio_61 */ gpios = <29 GPIO_ACTIVE_HIGH>; /* gpio_61 */
output-low; output-low;
......
arch/arm/boot/dts/omap3-gta04a5.dts
View file @ 2d08a11e
...@@ -37,7 +37,7 @@ pps { ...@@ -37,7 +37,7 @@ pps {
}; };
&gpio5 { &gpio5 {
irda_en { irda-en-hog {
gpio-hog; gpio-hog;
gpios = <(175-160) GPIO_ACTIVE_HIGH>; gpios = <(175-160) GPIO_ACTIVE_HIGH>;
output-high; /* activate gpio_175 to disable IrDA receiver */ output-high; /* activate gpio_175 to disable IrDA receiver */
......
arch/arm/boot/dts/omap3.dtsi
View file @ 2d08a11e
...@@ -440,7 +440,7 @@ mailbox: mailbox@48094000 { ...@@ -440,7 +440,7 @@ mailbox: mailbox@48094000 {
#mbox-cells = <1>; #mbox-cells = <1>;
ti,mbox-num-users = <2>; ti,mbox-num-users = <2>;
ti,mbox-num-fifos = <2>; ti,mbox-num-fifos = <2>;
mbox_dsp: dsp { mbox_dsp: mbox-dsp {
ti,mbox-tx = <0 0 0>; ti,mbox-tx = <0 0 0>;
ti,mbox-rx = <1 0 0>; ti,mbox-rx = <1 0 0>;
}; };
......
arch/arm/boot/dts/omap4-l4.dtsi
View file @ 2d08a11e
...@@ -600,11 +600,11 @@ mailbox: mailbox@0 { ...@@ -600,11 +600,11 @@ mailbox: mailbox@0 {
#mbox-cells = <1>; #mbox-cells = <1>;
ti,mbox-num-users = <3>; ti,mbox-num-users = <3>;
ti,mbox-num-fifos = <8>; ti,mbox-num-fifos = <8>;
mbox_ipu: mbox_ipu { mbox_ipu: mbox-ipu {
ti,mbox-tx = <0 0 0>; ti,mbox-tx = <0 0 0>;
ti,mbox-rx = <1 0 0>; ti,mbox-rx = <1 0 0>;
}; };
mbox_dsp: mbox_dsp { mbox_dsp: mbox-dsp {
ti,mbox-tx = <3 0 0>; ti,mbox-tx = <3 0 0>;
ti,mbox-rx = <2 0 0>; ti,mbox-rx = <2 0 0>;
}; };
......
arch/arm/boot/dts/omap5-board-common.dtsi
View file @ 2d08a11e
...@@ -149,7 +149,7 @@ sound: sound { ...@@ -149,7 +149,7 @@ sound: sound {
&gpio8 { &gpio8 {
/* TI trees use GPIO instead of msecure, see also muxing */ /* TI trees use GPIO instead of msecure, see also muxing */
p234 { msecure-hog {
gpio-hog; gpio-hog;
gpios = <10 GPIO_ACTIVE_HIGH>; gpios = <10 GPIO_ACTIVE_HIGH>;
output-high; output-high;
......
arch/arm/boot/dts/omap5-l4.dtsi
View file @ 2d08a11e
...@@ -616,11 +616,11 @@ mailbox: mailbox@0 { ...@@ -616,11 +616,11 @@ mailbox: mailbox@0 {
#mbox-cells = <1>; #mbox-cells = <1>;
ti,mbox-num-users = <3>; ti,mbox-num-users = <3>;
ti,mbox-num-fifos = <8>; ti,mbox-num-fifos = <8>;
mbox_ipu: mbox_ipu { mbox_ipu: mbox-ipu {
ti,mbox-tx = <0 0 0>; ti,mbox-tx = <0 0 0>;
ti,mbox-rx = <1 0 0>; ti,mbox-rx = <1 0 0>;
}; };
mbox_dsp: mbox_dsp { mbox_dsp: mbox-dsp {
ti,mbox-tx = <3 0 0>; ti,mbox-tx = <3 0 0>;
ti,mbox-rx = <2 0 0>; ti,mbox-rx = <2 0 0>;
}; };
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment
GitLab Nexedi Edition | About GitLab | About Nexedi | 沪ICP备2021021310号-2 | 沪ICP备2021021310号-7