Commit 34c2e5fe authored by Rob Herring's avatar Rob Herring

ARM: dts: vexpress: disable CA9 core tile sp804 timer

The motherboard sp804 timer is used, but core tile sp804 timer is not.
According to Russell King, the clock configuration is undocumented and
defaults to 32kHz which is not desireable. So mark core tile sp804 timer
as disabled.
Signed-off-by: default avatarRob Herring <rob.herring@calxeda.com>
parent dabfd8fb
...@@ -98,6 +98,7 @@ timer@100e4000 { ...@@ -98,6 +98,7 @@ timer@100e4000 {
<0 49 4>; <0 49 4>;
clocks = <&oscclk2>, <&oscclk2>; clocks = <&oscclk2>, <&oscclk2>;
clock-names = "timclk", "apb_pclk"; clock-names = "timclk", "apb_pclk";
status = "disabled";
}; };
watchdog@100e5000 { watchdog@100e5000 {
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment