Commit 3d1f62c6 authored by Steve Longerbeam's avatar Steve Longerbeam Committed by Philipp Zabel

gpu: ipu-v3: ipu-ic: Fix saturation bit offset in TPMEM

The saturation bit was being set at bit 9 in the second 32-bit word
of the TPMEM CSC. This isn't correct, the saturation bit is bit 42,
which is bit 10 of the second word.

Fixes: 1aa8ea0d ("gpu: ipu-v3: Add Image Converter unit")
Signed-off-by: default avatarSteve Longerbeam <slongerbeam@gmail.com>
Reviewed-by: default avatarPhilipp Zabel <p.zabel@pengutronix.de>
Cc: stable@vger.kernel.org
Signed-off-by: default avatarPhilipp Zabel <p.zabel@pengutronix.de>
parent 72bccb48
...@@ -251,7 +251,7 @@ static int init_csc(struct ipu_ic *ic, ...@@ -251,7 +251,7 @@ static int init_csc(struct ipu_ic *ic,
writel(param, base++); writel(param, base++);
param = ((a[0] & 0x1fe0) >> 5) | (params->scale << 8) | param = ((a[0] & 0x1fe0) >> 5) | (params->scale << 8) |
(params->sat << 9); (params->sat << 10);
writel(param, base++); writel(param, base++);
param = ((a[1] & 0x1f) << 27) | ((c[0][1] & 0x1ff) << 18) | param = ((a[1] & 0x1f) << 27) | ((c[0][1] & 0x1ff) << 18) |
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment