Commit 4a7624f6 authored by Deepak S's avatar Deepak S Committed by Daniel Vetter

drm/i915/chv: Extend set idle rps wa to chv

It is observed on BSW that requesting a new frequency from Punit
does nothing when the GPU is in rc6, and if we let GPU enter rc6
with a high frequency, Vnn remains slightly higher than at minimum
frequency. Extending vlv_set_rps_idle() workaround on CHV/BSW.

v2: Update commit msg (Ville)
suggested-by: default avatarVille Syrjälä <ville.syrjala@linux.intel.com>
Signed-off-by: default avatarDeepak S <deepak.s@linux.intel.com>
Reviewed-by: default avatarVille Syrjälä <ville.syrjala@linux.intel.com>
Signed-off-by: default avatarDaniel Vetter <daniel.vetter@ffwll.ch>
parent a7f6e231
...@@ -4106,15 +4106,8 @@ static void valleyview_set_rps(struct drm_device *dev, u8 val) ...@@ -4106,15 +4106,8 @@ static void valleyview_set_rps(struct drm_device *dev, u8 val)
*/ */
static void vlv_set_rps_idle(struct drm_i915_private *dev_priv) static void vlv_set_rps_idle(struct drm_i915_private *dev_priv)
{ {
struct drm_device *dev = dev_priv->dev;
u32 val = dev_priv->rps.idle_freq; u32 val = dev_priv->rps.idle_freq;
/* CHV don't need to force the gfx clock */
if (IS_CHERRYVIEW(dev)) {
valleyview_set_rps(dev_priv->dev, val);
return;
}
if (dev_priv->rps.cur_freq <= val) if (dev_priv->rps.cur_freq <= val)
return; return;
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment