riscv: add support for MMIO access to the timer registers
When running in M-mode we can't use the SBI to set the timer, and don't have access to the time CSR as that usually is emulated by M-mode. Instead provide code that directly accesses the MMIO for the timer. Signed-off-by:Christoph Hellwig <hch@lst.de> Reviewed-by:
Anup Patel <anup@brainfault.org> Acked-by: Thomas Gleixner <tglx@linutronix.de> # for drivers/clocksource [paul.walmsley@sifive.com: updated to apply; fixed checkpatch issue; timex.h now includes asm/mmio.h to resolve header file problems] Signed-off-by:
Paul Walmsley <paul.walmsley@sifive.com>
Showing
Please register or sign in to comment