Commit 5836bf83 authored by Conor Dooley's avatar Conor Dooley Committed by Arnd Bergmann

MAINTAINERS: generify the Microchip RISC-V entry name

These drivers work on our other FPGAs, for example the non-SoC PolarFire
connected to an FU-540 via chiplink. Make the entry a wee bit more
generic to match. While at it, remove the / from the heading so that it
matches other, neighbouring RISC-V entries.
Signed-off-by: default avatarConor Dooley <conor.dooley@microchip.com>
Link: https://lore.kernel.org/r/20221109212219.1598355-3-conor@kernel.orgSigned-off-by: default avatarArnd Bergmann <arnd@arndb.de>
parent be7d172b
...@@ -17725,7 +17725,7 @@ F: arch/riscv/ ...@@ -17725,7 +17725,7 @@ F: arch/riscv/
N: riscv N: riscv
K: riscv K: riscv
RISC-V/MICROCHIP POLARFIRE SOC SUPPORT RISC-V MICROCHIP FPGA SUPPORT
M: Conor Dooley <conor.dooley@microchip.com> M: Conor Dooley <conor.dooley@microchip.com>
M: Daire McNamara <daire.mcnamara@microchip.com> M: Daire McNamara <daire.mcnamara@microchip.com>
L: linux-riscv@lists.infradead.org L: linux-riscv@lists.infradead.org
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment