Commit 59f0ce1a authored by Florian Fainelli's avatar Florian Fainelli

ARM: dts: Enable SRAB switch and GMACs on 5301x DTS

Add the Switch Register Access Block which is a special piece of
hardware allowing us to perform indirect read/writes towards the
integrated BCM5301X Ethernet switch.

We also add the 4 Gigabit MAC Device Tree nodes within the brcm,bus-axi
bus node to get proper binding between the BCMA instantiated core and
the Device Tree nodes. We will need that to be able to reference
Ethernet Device Tree nodes in a future patch adding the switch ports
layout.
Signed-off-by: default avatarFlorian Fainelli <f.fainelli@gmail.com>
parent 5fa1026a
...@@ -239,6 +239,22 @@ spi_nor: spi-nor@0 { ...@@ -239,6 +239,22 @@ spi_nor: spi-nor@0 {
status = "disabled"; status = "disabled";
}; };
}; };
gmac0: ethernet@24000 {
reg = <0x24000 0x800>;
};
gmac1: ethernet@25000 {
reg = <0x25000 0x800>;
};
gmac2: ethernet@26000 {
reg = <0x26000 0x800>;
};
gmac3: ethernet@27000 {
reg = <0x27000 0x800>;
};
}; };
lcpll0: lcpll0@1800c100 { lcpll0: lcpll0@1800c100 {
...@@ -260,6 +276,17 @@ genpll: genpll@1800c140 { ...@@ -260,6 +276,17 @@ genpll: genpll@1800c140 {
"sata2"; "sata2";
}; };
srab: srab@18007000 {
compatible = "brcm,bcm5301x-srab";
reg = <0x18007000 0x1000>;
#address-cells = <1>;
#size-cells = <0>;
status = "disabled";
/* ports are defined in board DTS */
};
nand: nand@18028000 { nand: nand@18028000 {
compatible = "brcm,nand-iproc", "brcm,brcmnand-v6.1", "brcm,brcmnand"; compatible = "brcm,nand-iproc", "brcm,brcmnand-v6.1", "brcm,brcmnand";
reg = <0x18028000 0x600>, <0x1811a408 0x600>, <0x18028f00 0x20>; reg = <0x18028000 0x600>, <0x1811a408 0x600>, <0x18028f00 0x20>;
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment