Commit 5b4d5681 authored by Russ Anderson's avatar Russ Anderson Committed by Tony Luck

[IA64] More Itanium PAL spec updates

Additional updates to conform with Rev 2.2 of Volume 2 of "Intel
Itanium Architecture Software Developer's Manual" (January 2006).

Add pal_bus_features_s bits 52 & 53 (page 2:347)
Add pal_vm_info_2_s field max_purges (page 2:2:451)
Add PAL_GET_HW_POLICY call (page 2:381)
Add PAL_SET_HW_POLICY call (page 2:439)

Sample output before:
---------------------------------------------------------------------
cobra:~ # cat /proc/pal/cpu0/vm_info
Physical Address Space         : 50 bits
Virtual Address Space          : 61 bits
Protection Key Registers(PKR)  : 16
Implemented bits in PKR.key    : 24
Hash Tag ID                    : 0x2
Size of RR.rid                 : 24
Supported memory attributes    : WB, UC, UCE, WC, NaTPage
---------------------------------------------------------------------

Sample output after:
---------------------------------------------------------------------
cobra:~ # cat /proc/pal/cpu0/vm_info
Physical Address Space         : 50 bits
Virtual Address Space          : 61 bits
Protection Key Registers(PKR)  : 16
Implemented bits in PKR.key    : 24
Hash Tag ID                    : 0x2
Max Purges                     : 1
Size of RR.rid                 : 24
Supported memory attributes    : WB, UC, UCE, WC, NaTPage
---------------------------------------------------------------------

Signed-off-by: Russ Anderson (rja@sgi.com)
Signed-off-by: default avatarTony Luck <tony.luck@intel.com>
parent 895309ff
...@@ -315,13 +315,20 @@ vm_info(char *page) ...@@ -315,13 +315,20 @@ vm_info(char *page)
"Protection Key Registers(PKR) : %d\n" "Protection Key Registers(PKR) : %d\n"
"Implemented bits in PKR.key : %d\n" "Implemented bits in PKR.key : %d\n"
"Hash Tag ID : 0x%x\n" "Hash Tag ID : 0x%x\n"
"Size of RR.rid : %d\n", "Size of RR.rid : %d\n"
"Max Purges : ",
vm_info_1.pal_vm_info_1_s.phys_add_size, vm_info_1.pal_vm_info_1_s.phys_add_size,
vm_info_2.pal_vm_info_2_s.impl_va_msb+1, vm_info_2.pal_vm_info_2_s.impl_va_msb+1,
vm_info_1.pal_vm_info_1_s.max_pkr+1, vm_info_1.pal_vm_info_1_s.max_pkr+1,
vm_info_1.pal_vm_info_1_s.key_size, vm_info_1.pal_vm_info_1_s.key_size,
vm_info_1.pal_vm_info_1_s.hash_tag_id, vm_info_1.pal_vm_info_1_s.hash_tag_id,
vm_info_2.pal_vm_info_2_s.rid_size); vm_info_2.pal_vm_info_2_s.rid_size);
if (vm_info_2.pal_vm_info_2_s.max_purges == PAL_MAX_PURGES)
p += sprintf(p, "unlimited\n");
else
p += sprintf(p, "%d\n",
vm_info_2.pal_vm_info_2_s.max_purges ?
vm_info_2.pal_vm_info_2_s.max_purges : 1);
} }
if (ia64_pal_mem_attrib(&attrib) == 0) { if (ia64_pal_mem_attrib(&attrib) == 0) {
......
...@@ -20,6 +20,8 @@ ...@@ -20,6 +20,8 @@
* 00/05/24 eranian Updated to latest PAL spec, fix structures bugs, added * 00/05/24 eranian Updated to latest PAL spec, fix structures bugs, added
* 00/05/25 eranian Support for stack calls, and static physical calls * 00/05/25 eranian Support for stack calls, and static physical calls
* 00/06/18 eranian Support for stacked physical calls * 00/06/18 eranian Support for stacked physical calls
* 06/10/26 rja Support for Intel Itanium Architecture Software Developer's
* Manual Rev 2.2 (Jan 2006)
*/ */
/* /*
...@@ -69,6 +71,8 @@ ...@@ -69,6 +71,8 @@
#define PAL_PREFETCH_VISIBILITY 41 /* Make Processor Prefetches Visible */ #define PAL_PREFETCH_VISIBILITY 41 /* Make Processor Prefetches Visible */
#define PAL_LOGICAL_TO_PHYSICAL 42 /* returns information on logical to physical processor mapping */ #define PAL_LOGICAL_TO_PHYSICAL 42 /* returns information on logical to physical processor mapping */
#define PAL_CACHE_SHARED_INFO 43 /* returns information on caches shared by logical processor */ #define PAL_CACHE_SHARED_INFO 43 /* returns information on caches shared by logical processor */
#define PAL_GET_HW_POLICY 48 /* Get current hardware resource sharing policy */
#define PAL_SET_HW_POLICY 49 /* Set current hardware resource sharing policy */
#define PAL_COPY_PAL 256 /* relocate PAL procedures and PAL PMI */ #define PAL_COPY_PAL 256 /* relocate PAL procedures and PAL PMI */
#define PAL_HALT_INFO 257 /* return the low power capabilities of processor */ #define PAL_HALT_INFO 257 /* return the low power capabilities of processor */
...@@ -102,6 +106,7 @@ typedef s64 pal_status_t; ...@@ -102,6 +106,7 @@ typedef s64 pal_status_t;
* cache without sideeffects * cache without sideeffects
* and "restrict" was 1 * and "restrict" was 1
*/ */
#define PAL_STATUS_REQUIRES_MEMORY (-9) /* Call requires PAL memory buffer */
/* Processor cache level in the heirarchy */ /* Processor cache level in the heirarchy */
typedef u64 pal_cache_level_t; typedef u64 pal_cache_level_t;
...@@ -838,7 +843,9 @@ typedef union pal_bus_features_u { ...@@ -838,7 +843,9 @@ typedef union pal_bus_features_u {
u64 pbf_req_bus_parking : 1; u64 pbf_req_bus_parking : 1;
u64 pbf_bus_lock_mask : 1; u64 pbf_bus_lock_mask : 1;
u64 pbf_enable_half_xfer_rate : 1; u64 pbf_enable_half_xfer_rate : 1;
u64 pbf_reserved2 : 22; u64 pbf_reserved2 : 20;
u64 pbf_enable_shared_line_replace : 1;
u64 pbf_enable_exclusive_line_replace : 1;
u64 pbf_disable_xaction_queueing : 1; u64 pbf_disable_xaction_queueing : 1;
u64 pbf_disable_resp_err_check : 1; u64 pbf_disable_resp_err_check : 1;
u64 pbf_disable_berr_check : 1; u64 pbf_disable_berr_check : 1;
...@@ -1081,6 +1088,24 @@ ia64_pal_freq_ratios (struct pal_freq_ratio *proc_ratio, struct pal_freq_ratio * ...@@ -1081,6 +1088,24 @@ ia64_pal_freq_ratios (struct pal_freq_ratio *proc_ratio, struct pal_freq_ratio *
return iprv.status; return iprv.status;
} }
/*
* Get the current hardware resource sharing policy of the processor
*/
static inline s64
ia64_pal_get_hw_policy (u64 proc_num, u64 *cur_policy, u64 *num_impacted,
u64 *la)
{
struct ia64_pal_retval iprv;
PAL_CALL(iprv, PAL_GET_HW_POLICY, proc_num, 0, 0);
if (cur_policy)
*cur_policy = iprv.v0;
if (num_impacted)
*num_impacted = iprv.v1;
if (la)
*la = iprv.v2;
return iprv.status;
}
/* Make the processor enter HALT or one of the implementation dependent low /* Make the processor enter HALT or one of the implementation dependent low
* power states where prefetching and execution are suspended and cache and * power states where prefetching and execution are suspended and cache and
* TLB coherency is not maintained. * TLB coherency is not maintained.
...@@ -1405,6 +1430,17 @@ ia64_pal_rse_info (u64 *num_phys_stacked, pal_hints_u_t *hints) ...@@ -1405,6 +1430,17 @@ ia64_pal_rse_info (u64 *num_phys_stacked, pal_hints_u_t *hints)
return iprv.status; return iprv.status;
} }
/*
* Set the current hardware resource sharing policy of the processor
*/
static inline s64
ia64_pal_set_hw_policy (u64 policy)
{
struct ia64_pal_retval iprv;
PAL_CALL(iprv, PAL_SET_HW_POLICY, policy, 0, 0);
return iprv.status;
}
/* Cause the processor to enter SHUTDOWN state, where prefetching and execution are /* Cause the processor to enter SHUTDOWN state, where prefetching and execution are
* suspended, but cause cache and TLB coherency to be maintained. * suspended, but cause cache and TLB coherency to be maintained.
* This is usually called in IA-32 mode. * This is usually called in IA-32 mode.
...@@ -1528,12 +1564,15 @@ typedef union pal_vm_info_1_u { ...@@ -1528,12 +1564,15 @@ typedef union pal_vm_info_1_u {
} pal_vm_info_1_s; } pal_vm_info_1_s;
} pal_vm_info_1_u_t; } pal_vm_info_1_u_t;
#define PAL_MAX_PURGES 0xFFFF /* all ones is means unlimited */
typedef union pal_vm_info_2_u { typedef union pal_vm_info_2_u {
u64 pvi2_val; u64 pvi2_val;
struct { struct {
u64 impl_va_msb : 8, u64 impl_va_msb : 8,
rid_size : 8, rid_size : 8,
reserved : 48; max_purges : 16,
reserved : 32;
} pal_vm_info_2_s; } pal_vm_info_2_s;
} pal_vm_info_2_u_t; } pal_vm_info_2_u_t;
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment