Commit 5d449e4b authored by Maxime Ripard's avatar Maxime Ripard Committed by Greg Kroah-Hartman

ARM: AT91: Add the ADC clock to the sam9x5 SoC file

Signed-off-by: default avatarMaxime Ripard <maxime.ripard@free-electrons.com>
Acked-by: default avatarNicolas Ferre <nicolas.ferre@atmel.com>
Acked-by: default avatarArnd Bergmann <arnd@arndb.de>
Signed-off-by: default avatarGreg Kroah-Hartman <gregkh@linuxfoundation.org>
parent 4a5920e8
...@@ -120,6 +120,11 @@ static struct clk adc_clk = { ...@@ -120,6 +120,11 @@ static struct clk adc_clk = {
.pmc_mask = 1 << AT91SAM9X5_ID_ADC, .pmc_mask = 1 << AT91SAM9X5_ID_ADC,
.type = CLK_TYPE_PERIPHERAL, .type = CLK_TYPE_PERIPHERAL,
}; };
static struct clk adc_op_clk = {
.name = "adc_op_clk",
.type = CLK_TYPE_PERIPHERAL,
.rate_hz = 5000000,
};
static struct clk dma0_clk = { static struct clk dma0_clk = {
.name = "dma0_clk", .name = "dma0_clk",
.pmc_mask = 1 << AT91SAM9X5_ID_DMA0, .pmc_mask = 1 << AT91SAM9X5_ID_DMA0,
...@@ -205,6 +210,7 @@ static struct clk *periph_clocks[] __initdata = { ...@@ -205,6 +210,7 @@ static struct clk *periph_clocks[] __initdata = {
&tcb0_clk, &tcb0_clk,
&pwm_clk, &pwm_clk,
&adc_clk, &adc_clk,
&adc_op_clk,
&dma0_clk, &dma0_clk,
&dma1_clk, &dma1_clk,
&uhphs_clk, &uhphs_clk,
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment