Commit 62e7759b authored by Dave Hansen's avatar Dave Hansen Committed by Thomas Gleixner

x86, mpx: Rename cfg_reg_u and status_reg

According to Intel SDM extension, MPX configuration and status registers
should be BNDCFGU and BNDSTATUS. This patch renames cfg_reg_u and
status_reg to bndcfgu and bndstatus.

[ tglx: Renamed 'struct bndscr_struct' to 'struct bndscr' ]
Signed-off-by: default avatarDave Hansen <dave.hansen@linux.intel.com>
Cc: linux-mm@kvack.org
Cc: linux-mips@linux-mips.org
Cc: Dave Hansen <dave@sr71.net>
Cc: Qiaowei Ren <qiaowei.ren@intel.com>
Link: http://lkml.kernel.org/r/20141114151817.031762AC@viggo.jf.intel.comSigned-off-by: default avatarThomas Gleixner <tglx@linutronix.de>
parent c04e051c
...@@ -379,9 +379,9 @@ struct bndreg { ...@@ -379,9 +379,9 @@ struct bndreg {
u64 upper_bound; u64 upper_bound;
} __packed; } __packed;
struct bndcsr_struct { struct bndcsr {
u64 cfg_reg_u; u64 bndcfgu;
u64 status_reg; u64 bndstatus;
} __packed; } __packed;
struct xsave_hdr_struct { struct xsave_hdr_struct {
...@@ -396,7 +396,7 @@ struct xsave_struct { ...@@ -396,7 +396,7 @@ struct xsave_struct {
struct ymmh_struct ymmh; struct ymmh_struct ymmh;
struct lwp_struct lwp; struct lwp_struct lwp;
struct bndreg bndreg[4]; struct bndreg bndreg[4];
struct bndcsr_struct bndcsr; struct bndcsr bndcsr;
/* new processor state extensions will go here */ /* new processor state extensions will go here */
} __attribute__ ((packed, aligned (64))); } __attribute__ ((packed, aligned (64)));
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment