Commit 68b813bf authored by Tony Lindgren's avatar Tony Lindgren

ARM: OMAP2+: Fix SoC detection for dra62x j5-eco

We can boot dra62x j5-eco using the dm814x code as the clocks and
devices are mapped in the device tree. The dra62x is also known
as jacinto 5 eco.

We may want to add separate soc_is macros for dra62x if needed,
but this gets us to the point where we can boot dra62x with just
dts changes.

Let's also print out the unknown hawkeye register to make things
a bit easier for new SoC variants.
Signed-off-by: default avatarTony Lindgren <tony@atomide.com>
parent f2e6a0a9
...@@ -488,6 +488,7 @@ void __init omap3xxx_check_revision(void) ...@@ -488,6 +488,7 @@ void __init omap3xxx_check_revision(void)
} }
break; break;
case 0xb8f2: case 0xb8f2:
case 0xb968:
switch (rev) { switch (rev) {
case 0: case 0:
/* FALLTHROUGH */ /* FALLTHROUGH */
...@@ -511,7 +512,8 @@ void __init omap3xxx_check_revision(void) ...@@ -511,7 +512,8 @@ void __init omap3xxx_check_revision(void)
/* Unknown default to latest silicon rev as default */ /* Unknown default to latest silicon rev as default */
omap_revision = OMAP3630_REV_ES1_2; omap_revision = OMAP3630_REV_ES1_2;
cpu_rev = "1.2"; cpu_rev = "1.2";
pr_warn("Warning: unknown chip type; assuming OMAP3630ES1.2\n"); pr_warn("Warning: unknown chip type: hawkeye %04x, assuming OMAP3630ES1.2\n",
hawkeye);
} }
sprintf(soc_rev, "ES%s", cpu_rev); sprintf(soc_rev, "ES%s", cpu_rev);
} }
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment