Commit 6b89d22e authored by Matt Redfearn's avatar Matt Redfearn Committed by Ralf Baechle

MIPS: CPC: Convert bare 'unsigned' to 'unsigned int'

Checkpatch complains about use of bare unsigned type.
Signed-off-by: default avatarMatt Redfearn <matt.redfearn@imgtec.com>
Reviewed-by: default avatarPaul Burton <paul.burton@imgtec.com>
Cc: linux-mips@linux-mips.org
Cc: linux-kernel@vger.kernel.org
Patchwork: https://patchwork.linux-mips.org/patch/14217/Signed-off-by: default avatarRalf Baechle <ralf@linux-mips.org>
parent e6e5b7b6
...@@ -52,7 +52,7 @@ static phys_addr_t mips_cpc_phys_base(void) ...@@ -52,7 +52,7 @@ static phys_addr_t mips_cpc_phys_base(void)
int mips_cpc_probe(void) int mips_cpc_probe(void)
{ {
phys_addr_t addr; phys_addr_t addr;
unsigned cpu; unsigned int cpu;
for_each_possible_cpu(cpu) for_each_possible_cpu(cpu)
spin_lock_init(&per_cpu(cpc_core_lock, cpu)); spin_lock_init(&per_cpu(cpc_core_lock, cpu));
...@@ -70,7 +70,7 @@ int mips_cpc_probe(void) ...@@ -70,7 +70,7 @@ int mips_cpc_probe(void)
void mips_cpc_lock_other(unsigned int core) void mips_cpc_lock_other(unsigned int core)
{ {
unsigned curr_core; unsigned int curr_core;
preempt_disable(); preempt_disable();
curr_core = current_cpu_data.core; curr_core = current_cpu_data.core;
spin_lock_irqsave(&per_cpu(cpc_core_lock, curr_core), spin_lock_irqsave(&per_cpu(cpc_core_lock, curr_core),
...@@ -86,7 +86,7 @@ void mips_cpc_lock_other(unsigned int core) ...@@ -86,7 +86,7 @@ void mips_cpc_lock_other(unsigned int core)
void mips_cpc_unlock_other(void) void mips_cpc_unlock_other(void)
{ {
unsigned curr_core = current_cpu_data.core; unsigned int curr_core = current_cpu_data.core;
spin_unlock_irqrestore(&per_cpu(cpc_core_lock, curr_core), spin_unlock_irqrestore(&per_cpu(cpc_core_lock, curr_core),
per_cpu(cpc_core_lock_flags, curr_core)); per_cpu(cpc_core_lock_flags, curr_core));
preempt_enable(); preempt_enable();
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment