Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Support
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in / Register
Toggle navigation
L
linux
Project overview
Project overview
Details
Activity
Releases
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Issues
0
Issues
0
List
Boards
Labels
Milestones
Merge Requests
0
Merge Requests
0
Analytics
Analytics
Repository
Value Stream
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Create a new issue
Commits
Issue Boards
Open sidebar
Kirill Smelkov
linux
Commits
7dd35f81
Commit
7dd35f81
authored
Jan 27, 2005
by
David T. Hollis
Committed by
Greg Kroah-Hartman
Jan 27, 2005
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Move MII-related constants from b44/tg3 drivers to linux/mii.h.
parent
c4eadeb7
Changes
3
Hide whitespace changes
Inline
Side-by-side
Showing
3 changed files
with
4 additions
and
28 deletions
+4
-28
drivers/net/b44.h
drivers/net/b44.h
+0
-14
drivers/net/tg3.h
drivers/net/tg3.h
+0
-14
include/linux/mii.h
include/linux/mii.h
+4
-0
No files found.
drivers/net/b44.h
View file @
7dd35f81
...
...
@@ -302,20 +302,6 @@
#define B44_MII_TLEDCTRL 27
/* Traffic Meter LED */
#define MII_TLEDCTRL_ENABLE 0x0040
/* XXX Add this to mii.h */
#ifndef ADVERTISE_PAUSE
#define ADVERTISE_PAUSE_CAP 0x0400
#endif
#ifndef ADVERTISE_PAUSE_ASYM
#define ADVERTISE_PAUSE_ASYM 0x0800
#endif
#ifndef LPA_PAUSE
#define LPA_PAUSE_CAP 0x0400
#endif
#ifndef LPA_PAUSE_ASYM
#define LPA_PAUSE_ASYM 0x0800
#endif
struct
dma_desc
{
u32
ctrl
;
u32
addr
;
...
...
drivers/net/tg3.h
View file @
7dd35f81
...
...
@@ -1545,20 +1545,6 @@
#define MII_TG3_INT_DUPLEXCHG 0x0008
#define MII_TG3_INT_ANEG_PAGE_RX 0x0400
/* XXX Add this to mii.h */
#ifndef ADVERTISE_PAUSE
#define ADVERTISE_PAUSE_CAP 0x0400
#endif
#ifndef ADVERTISE_PAUSE_ASYM
#define ADVERTISE_PAUSE_ASYM 0x0800
#endif
#ifndef LPA_PAUSE
#define LPA_PAUSE_CAP 0x0400
#endif
#ifndef LPA_PAUSE_ASYM
#define LPA_PAUSE_ASYM 0x0800
#endif
/* There are two ways to manage the TX descriptors on the tigon3.
* Either the descriptors are in host DMA'able memory, or they
* exist only in the cards on-chip SRAM. All 16 send bds are under
...
...
include/linux/mii.h
View file @
7dd35f81
...
...
@@ -67,6 +67,8 @@
#define ADVERTISE_100HALF 0x0080
/* Try for 100mbps half-duplex */
#define ADVERTISE_100FULL 0x0100
/* Try for 100mbps full-duplex */
#define ADVERTISE_100BASE4 0x0200
/* Try for 100mbps 4k packets */
#define ADVERTISE_PAUSE_CAP 0x0400
/* Try for pause */
#define ADVERTISE_PAUSE_ASYM 0x0800
/* Try for asymetric pause */
#define ADVERTISE_RESV 0x1c00
/* Unused... */
#define ADVERTISE_RFAULT 0x2000
/* Say we can detect faults */
#define ADVERTISE_LPACK 0x4000
/* Ack link partners response */
...
...
@@ -84,6 +86,8 @@
#define LPA_100HALF 0x0080
/* Can do 100mbps half-duplex */
#define LPA_100FULL 0x0100
/* Can do 100mbps full-duplex */
#define LPA_100BASE4 0x0200
/* Can do 100mbps 4k packets */
#define LPA_PAUSE_CAP 0x0400
/* Can pause */
#define LPA_PAUSE_ASYM 0x0800
/* Can pause asymetrically */
#define LPA_RESV 0x1c00
/* Unused... */
#define LPA_RFAULT 0x2000
/* Link partner faulted */
#define LPA_LPACK 0x4000
/* Link partner acked us */
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment