Commit 7e167747 authored by Biju Das's avatar Biju Das Committed by Geert Uytterhoeven

arm64: dts: renesas: r9a07g044: Add fcpvd node

Add fcpvd node to RZ/G2L SoC DTSI.
Signed-off-by: default avatarBiju Das <biju.das.jz@bp.renesas.com>
Reviewed-by: default avatarGeert Uytterhoeven <geert+renesas@glider.be>
Link: https://lore.kernel.org/r/20230411100346.299768-2-biju.das.jz@bp.renesas.comSigned-off-by: default avatarGeert Uytterhoeven <geert+renesas@glider.be>
parent ac9a7868
...@@ -697,6 +697,18 @@ csi2cru: endpoint@0 { ...@@ -697,6 +697,18 @@ csi2cru: endpoint@0 {
}; };
}; };
fcpvd: fcp@10880000 {
compatible = "renesas,r9a07g044-fcpvd",
"renesas,fcpv";
reg = <0 0x10880000 0 0x10000>;
clocks = <&cpg CPG_MOD R9A07G044_LCDC_CLK_A>,
<&cpg CPG_MOD R9A07G044_LCDC_CLK_P>,
<&cpg CPG_MOD R9A07G044_LCDC_CLK_D>;
clock-names = "aclk", "pclk", "vclk";
power-domains = <&cpg>;
resets = <&cpg R9A07G044_LCDC_RESET_N>;
};
cpg: clock-controller@11010000 { cpg: clock-controller@11010000 {
compatible = "renesas,r9a07g044-cpg"; compatible = "renesas,r9a07g044-cpg";
reg = <0 0x11010000 0 0x10000>; reg = <0 0x11010000 0 0x10000>;
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment