Skip to content

L
linux
Commit 826b5f76 authored by Arnd Bergmann's avatar Arnd Bergmann
Browse files
Options

Merge tag 'renesas-arm-dt-for-v5.13-tag3' of... 

Merge tag 'renesas-arm-dt-for-v5.13-tag3' of git://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-devel into arm/fixes

Renesas ARM DT updates for v5.13 (take three)

  - Fix DT schema validation errors related to CSI-2.

* tag 'renesas-arm-dt-for-v5.13-tag3' of git://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-devel:
  arm64: dts: renesas: Add port@0 node for all CSI-2 nodes to dtsi
  arm64: dts: renesas: aistarvision-mipi-adapter-2.1: Fix CSI40 ports

Link: https://lore.kernel.org/r/cover.1619522726.git.geert+renesas@glider.beSigned-off-by: default avatarArnd Bergmann <arnd@arndb.de>
parents e393cc4e 0a96c059
Hide whitespace changes
Inline Side-by-side
Showing with 85 additions and 8 deletions
arch/arm64/boot/dts/renesas/hihope-rzg2-ex-aistarvision-mipi-adapter-2.1.dtsi
View file @ 826b5f76
......@@ -14,7 +14,6 @@ &csi20 {
ports {
port@0 {
reg = <0>;
csi20_in: endpoint {
clock-lanes = <0>;
data-lanes = <1 2>;
......@@ -29,7 +28,6 @@ &csi40 {
ports {
port@0 {
reg = <0>;
csi40_in: endpoint {
clock-lanes = <0>;
data-lanes = <1 2>;
......
arch/arm64/boot/dts/renesas/r8a774a1.dtsi
View file @ 826b5f76
......@@ -2573,6 +2573,10 @@ ports {
#address-cells = <1>;
#size-cells = <0>;
port@0 {
reg = <0>;
};
port@1 {
#address-cells = <1>;
#size-cells = <0>;
......@@ -2628,6 +2632,10 @@ ports {
#address-cells = <1>;
#size-cells = <0>;
port@0 {
reg = <0>;
};
port@1 {
#address-cells = <1>;
#size-cells = <0>;
......
arch/arm64/boot/dts/renesas/r8a774b1.dtsi
View file @ 826b5f76
......@@ -2419,6 +2419,10 @@ ports {
#address-cells = <1>;
#size-cells = <0>;
port@0 {
reg = <0>;
};
port@1 {
#address-cells = <1>;
#size-cells = <0>;
......@@ -2474,6 +2478,10 @@ ports {
#address-cells = <1>;
#size-cells = <0>;
port@0 {
reg = <0>;
};
port@1 {
#address-cells = <1>;
#size-cells = <0>;
......
arch/arm64/boot/dts/renesas/r8a774c0-ek874-mipi-2.1.dts
View file @ 826b5f76
......@@ -33,7 +33,7 @@ &csi40 {
status = "okay";
ports {
port {
port@0 {
csi40_in: endpoint {
clock-lanes = <0>;
data-lanes = <1 2>;
......
arch/arm64/boot/dts/renesas/r8a774c0.dtsi
View file @ 826b5f76
......@@ -1823,6 +1823,10 @@ ports {
#address-cells = <1>;
#size-cells = <0>;
port@0 {
reg = <0>;
};
port@1 {
#address-cells = <1>;
#size-cells = <0>;
......
arch/arm64/boot/dts/renesas/r8a774e1.dtsi
View file @ 826b5f76
......@@ -2709,6 +2709,10 @@ ports {
#address-cells = <1>;
#size-cells = <0>;
port@0 {
reg = <0>;
};
port@1 {
#address-cells = <1>;
#size-cells = <0>;
......@@ -2764,6 +2768,10 @@ ports {
#address-cells = <1>;
#size-cells = <0>;
port@0 {
reg = <0>;
};
port@1 {
#address-cells = <1>;
#size-cells = <0>;
......
arch/arm64/boot/dts/renesas/r8a77950.dtsi
View file @ 826b5f76
......@@ -192,6 +192,10 @@ ports {
#address-cells = <1>;
#size-cells = <0>;
port@0 {
reg = <0>;
};
port@1 {
#address-cells = <1>;
#size-cells = <0>;
......
arch/arm64/boot/dts/renesas/r8a77951.dtsi
View file @ 826b5f76
......@@ -3097,6 +3097,10 @@ ports {
#address-cells = <1>;
#size-cells = <0>;
port@0 {
reg = <0>;
};
port@1 {
#address-cells = <1>;
#size-cells = <0>;
......@@ -3152,6 +3156,10 @@ ports {
#address-cells = <1>;
#size-cells = <0>;
port@0 {
reg = <0>;
};
port@1 {
#address-cells = <1>;
#size-cells = <0>;
......@@ -3191,6 +3199,10 @@ ports {
#address-cells = <1>;
#size-cells = <0>;
port@0 {
reg = <0>;
};
port@1 {
#address-cells = <1>;
#size-cells = <0>;
......
arch/arm64/boot/dts/renesas/r8a77960.dtsi
View file @ 826b5f76
......@@ -2761,6 +2761,10 @@ ports {
#address-cells = <1>;
#size-cells = <0>;
port@0 {
reg = <0>;
};
port@1 {
#address-cells = <1>;
#size-cells = <0>;
......@@ -2816,6 +2820,10 @@ ports {
#address-cells = <1>;
#size-cells = <0>;
port@0 {
reg = <0>;
};
port@1 {
#address-cells = <1>;
#size-cells = <0>;
......
arch/arm64/boot/dts/renesas/r8a77961.dtsi
View file @ 826b5f76
......@@ -2499,6 +2499,10 @@ ports {
#address-cells = <1>;
#size-cells = <0>;
port@0 {
reg = <0>;
};
port@1 {
#address-cells = <1>;
#size-cells = <0>;
......@@ -2554,6 +2558,10 @@ ports {
#address-cells = <1>;
#size-cells = <0>;
port@0 {
reg = <0>;
};
port@1 {
#address-cells = <1>;
#size-cells = <0>;
......
arch/arm64/boot/dts/renesas/r8a77965.dtsi
View file @ 826b5f76
......@@ -2575,6 +2575,10 @@ ports {
#address-cells = <1>;
#size-cells = <0>;
port@0 {
reg = <0>;
};
port@1 {
#address-cells = <1>;
#size-cells = <0>;
......@@ -2630,6 +2634,10 @@ ports {
#address-cells = <1>;
#size-cells = <0>;
port@0 {
reg = <0>;
};
port@1 {
#address-cells = <1>;
#size-cells = <0>;
......
arch/arm64/boot/dts/renesas/r8a77970.dtsi
View file @ 826b5f76
......@@ -1106,6 +1106,10 @@ ports {
#address-cells = <1>;
#size-cells = <0>;
port@0 {
reg = <0>;
};
port@1 {
#address-cells = <1>;
#size-cells = <0>;
......
arch/arm64/boot/dts/renesas/r8a77980.dtsi
View file @ 826b5f76
......@@ -1439,6 +1439,10 @@ ports {
#address-cells = <1>;
#size-cells = <0>;
port@0 {
reg = <0>;
};
port@1 {
#address-cells = <1>;
#size-cells = <0>;
......@@ -1478,6 +1482,10 @@ ports {
#address-cells = <1>;
#size-cells = <0>;
port@0 {
reg = <0>;
};
port@1 {
#address-cells = <1>;
#size-cells = <0>;
......
arch/arm64/boot/dts/renesas/r8a77990-ebisu.dts
View file @ 826b5f76
......@@ -298,8 +298,6 @@ &csi40 {
ports {
port@0 {
reg = <0>;
csi40_in: endpoint {
clock-lanes = <0>;
data-lanes = <1 2>;
......
arch/arm64/boot/dts/renesas/r8a77990.dtsi
View file @ 826b5f76
......@@ -1970,6 +1970,10 @@ ports {
#address-cells = <1>;
#size-cells = <0>;
port@0 {
reg = <0>;
};
port@1 {
#address-cells = <1>;
#size-cells = <0>;
......
arch/arm64/boot/dts/renesas/salvator-common.dtsi
View file @ 826b5f76
......@@ -349,7 +349,6 @@ &csi20 {
ports {
port@0 {
reg = <0>;
csi20_in: endpoint {
clock-lanes = <0>;
data-lanes = <1>;
......@@ -364,8 +363,6 @@ &csi40 {
ports {
port@0 {
reg = <0>;
csi40_in: endpoint {
clock-lanes = <0>;
data-lanes = <1 2 3 4>;
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment
GitLab Nexedi Edition | About GitLab | About Nexedi | 沪ICP备2021021310号-2 | 沪ICP备2021021310号-7