Commit 8a787658 authored by Kumar Gala's avatar Kumar Gala Committed by Linus Torvalds

[PATCH] ppc32: remove zero initializations in cpu_specs

Remove initializations to zero in cpu_specs table at Tom Rini's suggestion.
Signed-off-by: default avatarKumar Gala <kumar.gala@freescale.com>
Signed-off-by: default avatarAndrew Morton <akpm@osdl.org>
Signed-off-by: default avatarLinus Torvalds <torvalds@osdl.org>
parent a6747c7a
...@@ -94,7 +94,6 @@ struct cpu_spec cpu_specs[] = { ...@@ -94,7 +94,6 @@ struct cpu_spec cpu_specs[] = {
PPC_FEATURE_UNIFIED_CACHE, PPC_FEATURE_UNIFIED_CACHE,
.icache_bsize = 32, .icache_bsize = 32,
.dcache_bsize = 32, .dcache_bsize = 32,
.num_pmcs = 0,
.cpu_setup = __setup_cpu_601 .cpu_setup = __setup_cpu_601
}, },
{ /* 603 */ { /* 603 */
...@@ -107,7 +106,6 @@ struct cpu_spec cpu_specs[] = { ...@@ -107,7 +106,6 @@ struct cpu_spec cpu_specs[] = {
.cpu_user_features = COMMON_PPC, .cpu_user_features = COMMON_PPC,
.icache_bsize = 32, .icache_bsize = 32,
.dcache_bsize = 32, .dcache_bsize = 32,
.num_pmcs = 0,
.cpu_setup = __setup_cpu_603 .cpu_setup = __setup_cpu_603
}, },
{ /* 603e */ { /* 603e */
...@@ -120,7 +118,6 @@ struct cpu_spec cpu_specs[] = { ...@@ -120,7 +118,6 @@ struct cpu_spec cpu_specs[] = {
.cpu_user_features = COMMON_PPC, .cpu_user_features = COMMON_PPC,
.icache_bsize = 32, .icache_bsize = 32,
.dcache_bsize = 32, .dcache_bsize = 32,
.num_pmcs = 0,
.cpu_setup = __setup_cpu_603 .cpu_setup = __setup_cpu_603
}, },
{ /* 603ev */ { /* 603ev */
...@@ -133,7 +130,6 @@ struct cpu_spec cpu_specs[] = { ...@@ -133,7 +130,6 @@ struct cpu_spec cpu_specs[] = {
.cpu_user_features = COMMON_PPC, .cpu_user_features = COMMON_PPC,
.icache_bsize = 32, .icache_bsize = 32,
.dcache_bsize = 32, .dcache_bsize = 32,
.num_pmcs = 0,
.cpu_setup = __setup_cpu_603 .cpu_setup = __setup_cpu_603
}, },
{ /* 604 */ { /* 604 */
...@@ -550,7 +546,6 @@ struct cpu_spec cpu_specs[] = { ...@@ -550,7 +546,6 @@ struct cpu_spec cpu_specs[] = {
.cpu_user_features = COMMON_PPC, .cpu_user_features = COMMON_PPC,
.icache_bsize = 32, .icache_bsize = 32,
.dcache_bsize = 32, .dcache_bsize = 32,
.num_pmcs = 0,
.cpu_setup = __setup_cpu_603 .cpu_setup = __setup_cpu_603
}, },
{ /* All G2_LE (603e core, plus some) have the same pvr */ { /* All G2_LE (603e core, plus some) have the same pvr */
...@@ -563,7 +558,6 @@ struct cpu_spec cpu_specs[] = { ...@@ -563,7 +558,6 @@ struct cpu_spec cpu_specs[] = {
.cpu_user_features = COMMON_PPC, .cpu_user_features = COMMON_PPC,
.icache_bsize = 32, .icache_bsize = 32,
.dcache_bsize = 32, .dcache_bsize = 32,
.num_pmcs = 0,
.cpu_setup = __setup_cpu_603 .cpu_setup = __setup_cpu_603
}, },
{ /* default match, we assume split I/D cache & TB (non-601)... */ { /* default match, we assume split I/D cache & TB (non-601)... */
...@@ -576,7 +570,6 @@ struct cpu_spec cpu_specs[] = { ...@@ -576,7 +570,6 @@ struct cpu_spec cpu_specs[] = {
.cpu_user_features = COMMON_PPC, .cpu_user_features = COMMON_PPC,
.icache_bsize = 32, .icache_bsize = 32,
.dcache_bsize = 32, .dcache_bsize = 32,
.num_pmcs = 0,
.cpu_setup = __setup_cpu_generic .cpu_setup = __setup_cpu_generic
}, },
#endif /* CLASSIC_PPC */ #endif /* CLASSIC_PPC */
...@@ -691,7 +684,6 @@ struct cpu_spec cpu_specs[] = { ...@@ -691,7 +684,6 @@ struct cpu_spec cpu_specs[] = {
.cpu_user_features = PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU, .cpu_user_features = PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU,
.icache_bsize = 16, .icache_bsize = 16,
.dcache_bsize = 16, .dcache_bsize = 16,
.num_pmcs = 0,
}, },
#endif /* CONFIG_8xx */ #endif /* CONFIG_8xx */
#ifdef CONFIG_40x #ifdef CONFIG_40x
...@@ -704,8 +696,6 @@ struct cpu_spec cpu_specs[] = { ...@@ -704,8 +696,6 @@ struct cpu_spec cpu_specs[] = {
.cpu_user_features = PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU, .cpu_user_features = PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU,
.icache_bsize = 16, .icache_bsize = 16,
.dcache_bsize = 16, .dcache_bsize = 16,
.num_pmcs = 0,
.cpu_setup = 0, /*__setup_cpu_403 */
}, },
{ /* 403GCX */ { /* 403GCX */
.pvr_mask = 0xffffff00, .pvr_mask = 0xffffff00,
...@@ -716,8 +706,6 @@ struct cpu_spec cpu_specs[] = { ...@@ -716,8 +706,6 @@ struct cpu_spec cpu_specs[] = {
.cpu_user_features = PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU, .cpu_user_features = PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU,
.icache_bsize = 16, .icache_bsize = 16,
.dcache_bsize = 16, .dcache_bsize = 16,
.num_pmcs = 0,
.cpu_setup = 0, /*__setup_cpu_403 */
}, },
{ /* 403G ?? */ { /* 403G ?? */
.pvr_mask = 0xffff0000, .pvr_mask = 0xffff0000,
...@@ -728,8 +716,6 @@ struct cpu_spec cpu_specs[] = { ...@@ -728,8 +716,6 @@ struct cpu_spec cpu_specs[] = {
.cpu_user_features = PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU, .cpu_user_features = PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU,
.icache_bsize = 16, .icache_bsize = 16,
.dcache_bsize = 16, .dcache_bsize = 16,
.num_pmcs = 0,
.cpu_setup = 0, /*__setup_cpu_403 */
}, },
{ /* 405GP */ { /* 405GP */
.pvr_mask = 0xffff0000, .pvr_mask = 0xffff0000,
...@@ -741,8 +727,6 @@ struct cpu_spec cpu_specs[] = { ...@@ -741,8 +727,6 @@ struct cpu_spec cpu_specs[] = {
PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC, PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
.icache_bsize = 32, .icache_bsize = 32,
.dcache_bsize = 32, .dcache_bsize = 32,
.num_pmcs = 0,
.cpu_setup = 0, /*__setup_cpu_405 */
}, },
{ /* STB 03xxx */ { /* STB 03xxx */
.pvr_mask = 0xffff0000, .pvr_mask = 0xffff0000,
...@@ -754,8 +738,6 @@ struct cpu_spec cpu_specs[] = { ...@@ -754,8 +738,6 @@ struct cpu_spec cpu_specs[] = {
PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC, PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
.icache_bsize = 32, .icache_bsize = 32,
.dcache_bsize = 32, .dcache_bsize = 32,
.num_pmcs = 0,
.cpu_setup = 0, /*__setup_cpu_405 */
}, },
{ /* STB 04xxx */ { /* STB 04xxx */
.pvr_mask = 0xffff0000, .pvr_mask = 0xffff0000,
...@@ -767,8 +749,6 @@ struct cpu_spec cpu_specs[] = { ...@@ -767,8 +749,6 @@ struct cpu_spec cpu_specs[] = {
PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC, PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
.icache_bsize = 32, .icache_bsize = 32,
.dcache_bsize = 32, .dcache_bsize = 32,
.num_pmcs = 0,
.cpu_setup = 0, /*__setup_cpu_405 */
}, },
{ /* NP405L */ { /* NP405L */
.pvr_mask = 0xffff0000, .pvr_mask = 0xffff0000,
...@@ -780,8 +760,6 @@ struct cpu_spec cpu_specs[] = { ...@@ -780,8 +760,6 @@ struct cpu_spec cpu_specs[] = {
PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC, PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
.icache_bsize = 32, .icache_bsize = 32,
.dcache_bsize = 32, .dcache_bsize = 32,
.num_pmcs = 0,
.cpu_setup = 0, /*__setup_cpu_405 */
}, },
{ /* NP4GS3 */ { /* NP4GS3 */
.pvr_mask = 0xffff0000, .pvr_mask = 0xffff0000,
...@@ -793,8 +771,6 @@ struct cpu_spec cpu_specs[] = { ...@@ -793,8 +771,6 @@ struct cpu_spec cpu_specs[] = {
PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC, PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
.icache_bsize = 32, .icache_bsize = 32,
.dcache_bsize = 32, .dcache_bsize = 32,
.num_pmcs = 0,
.cpu_setup = 0, /*__setup_cpu_405 */
}, },
{ /* NP405H */ { /* NP405H */
.pvr_mask = 0xffff0000, .pvr_mask = 0xffff0000,
...@@ -806,8 +782,6 @@ struct cpu_spec cpu_specs[] = { ...@@ -806,8 +782,6 @@ struct cpu_spec cpu_specs[] = {
PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC, PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
.icache_bsize = 32, .icache_bsize = 32,
.dcache_bsize = 32, .dcache_bsize = 32,
.num_pmcs = 0,
.cpu_setup = 0, /*__setup_cpu_405 */
}, },
{ /* 405GPr */ { /* 405GPr */
.pvr_mask = 0xffff0000, .pvr_mask = 0xffff0000,
...@@ -819,8 +793,6 @@ struct cpu_spec cpu_specs[] = { ...@@ -819,8 +793,6 @@ struct cpu_spec cpu_specs[] = {
PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC, PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
.icache_bsize = 32, .icache_bsize = 32,
.dcache_bsize = 32, .dcache_bsize = 32,
.num_pmcs = 0,
.cpu_setup = 0, /*__setup_cpu_405 */
}, },
{ /* STBx25xx */ { /* STBx25xx */
.pvr_mask = 0xffff0000, .pvr_mask = 0xffff0000,
...@@ -832,8 +804,6 @@ struct cpu_spec cpu_specs[] = { ...@@ -832,8 +804,6 @@ struct cpu_spec cpu_specs[] = {
PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC, PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
.icache_bsize = 32, .icache_bsize = 32,
.dcache_bsize = 32, .dcache_bsize = 32,
.num_pmcs = 0,
.cpu_setup = 0, /*__setup_cpu_405 */
}, },
{ /* 405LP */ { /* 405LP */
.pvr_mask = 0xffff0000, .pvr_mask = 0xffff0000,
...@@ -844,8 +814,6 @@ struct cpu_spec cpu_specs[] = { ...@@ -844,8 +814,6 @@ struct cpu_spec cpu_specs[] = {
.cpu_user_features = PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU, .cpu_user_features = PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU,
.icache_bsize = 32, .icache_bsize = 32,
.dcache_bsize = 32, .dcache_bsize = 32,
.num_pmcs = 0,
.cpu_setup = 0, /*__setup_cpu_405 */
}, },
{ /* Xilinx Virtex-II Pro */ { /* Xilinx Virtex-II Pro */
.pvr_mask = 0xffff0000, .pvr_mask = 0xffff0000,
...@@ -857,8 +825,6 @@ struct cpu_spec cpu_specs[] = { ...@@ -857,8 +825,6 @@ struct cpu_spec cpu_specs[] = {
PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC, PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
.icache_bsize = 32, .icache_bsize = 32,
.dcache_bsize = 32, .dcache_bsize = 32,
.num_pmcs = 0,
.cpu_setup = 0, /*__setup_cpu_405 */
}, },
#endif /* CONFIG_40x */ #endif /* CONFIG_40x */
...@@ -872,8 +838,6 @@ struct cpu_spec cpu_specs[] = { ...@@ -872,8 +838,6 @@ struct cpu_spec cpu_specs[] = {
.cpu_user_features = PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU, .cpu_user_features = PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU,
.icache_bsize = 32, .icache_bsize = 32,
.dcache_bsize = 32, .dcache_bsize = 32,
.num_pmcs = 0,
.cpu_setup = 0, /*__setup_cpu_440 */
}, },
{ /* 440GP Rev. C */ { /* 440GP Rev. C */
.pvr_mask = 0xf0000fff, .pvr_mask = 0xf0000fff,
...@@ -884,8 +848,6 @@ struct cpu_spec cpu_specs[] = { ...@@ -884,8 +848,6 @@ struct cpu_spec cpu_specs[] = {
.cpu_user_features = PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU, .cpu_user_features = PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU,
.icache_bsize = 32, .icache_bsize = 32,
.dcache_bsize = 32, .dcache_bsize = 32,
.num_pmcs = 0,
.cpu_setup = 0, /*__setup_cpu_440 */
}, },
{ /* 440GX Rev. A */ { /* 440GX Rev. A */
.pvr_mask = 0xf0000fff, .pvr_mask = 0xf0000fff,
...@@ -896,8 +858,6 @@ struct cpu_spec cpu_specs[] = { ...@@ -896,8 +858,6 @@ struct cpu_spec cpu_specs[] = {
.cpu_user_features = PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU, .cpu_user_features = PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU,
.icache_bsize = 32, .icache_bsize = 32,
.dcache_bsize = 32, .dcache_bsize = 32,
.num_pmcs = 0,
.cpu_setup = 0, /*__setup_cpu_440 */
}, },
{ /* 440GX Rev. B */ { /* 440GX Rev. B */
.pvr_mask = 0xf0000fff, .pvr_mask = 0xf0000fff,
...@@ -908,8 +868,6 @@ struct cpu_spec cpu_specs[] = { ...@@ -908,8 +868,6 @@ struct cpu_spec cpu_specs[] = {
.cpu_user_features = PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU, .cpu_user_features = PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU,
.icache_bsize = 32, .icache_bsize = 32,
.dcache_bsize = 32, .dcache_bsize = 32,
.num_pmcs = 0,
.cpu_setup = 0, /*__setup_cpu_440 */
}, },
{ /* 440GX Rev. C */ { /* 440GX Rev. C */
.pvr_mask = 0xf0000fff, .pvr_mask = 0xf0000fff,
...@@ -920,8 +878,6 @@ struct cpu_spec cpu_specs[] = { ...@@ -920,8 +878,6 @@ struct cpu_spec cpu_specs[] = {
.cpu_user_features = PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU, .cpu_user_features = PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU,
.icache_bsize = 32, .icache_bsize = 32,
.dcache_bsize = 32, .dcache_bsize = 32,
.num_pmcs = 0,
.cpu_setup = 0, /*__setup_cpu_440 */
}, },
#endif /* CONFIG_44x */ #endif /* CONFIG_44x */
#ifdef CONFIG_E500 #ifdef CONFIG_E500
...@@ -938,7 +894,6 @@ struct cpu_spec cpu_specs[] = { ...@@ -938,7 +894,6 @@ struct cpu_spec cpu_specs[] = {
.icache_bsize = 32, .icache_bsize = 32,
.dcache_bsize = 32, .dcache_bsize = 32,
.num_pmcs = 4, .num_pmcs = 4,
.cpu_setup = 0, /*__setup_cpu_e500 */
}, },
#endif #endif
#if !CLASSIC_PPC #if !CLASSIC_PPC
...@@ -950,8 +905,6 @@ struct cpu_spec cpu_specs[] = { ...@@ -950,8 +905,6 @@ struct cpu_spec cpu_specs[] = {
.cpu_user_features = PPC_FEATURE_32, .cpu_user_features = PPC_FEATURE_32,
.icache_bsize = 32, .icache_bsize = 32,
.dcache_bsize = 32, .dcache_bsize = 32,
.num_pmcs = 0,
.cpu_setup = 0,
} }
#endif /* !CLASSIC_PPC */ #endif /* !CLASSIC_PPC */
}; };
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment