Commit 981de1cb authored by Joonwoo Park's avatar Joonwoo Park Committed by Linus Walleij

pinctrl: qcom: increase variable size for register offsets

On newer TLMM hardware blocks the registers are spread and
we need an offsets upper than 16 bits to address them. Increase
the register offset variables to 32 bits size.
Signed-off-by: default avatarJoonwoo Park <joonwoop@codeaurora.org>
Signed-off-by: default avatarStanimir Varbanov <svarbanov@mm-sol.com>
Reviewed-by: default avatarBjorn Andersson <bjorn.andersson@sonymobile.com>
Signed-off-by: default avatarLinus Walleij <linus.walleij@linaro.org>
parent 4f06266a
...@@ -70,11 +70,11 @@ struct msm_pingroup { ...@@ -70,11 +70,11 @@ struct msm_pingroup {
unsigned *funcs; unsigned *funcs;
unsigned nfuncs; unsigned nfuncs;
s16 ctl_reg; u32 ctl_reg;
s16 io_reg; u32 io_reg;
s16 intr_cfg_reg; u32 intr_cfg_reg;
s16 intr_status_reg; u32 intr_status_reg;
s16 intr_target_reg; u32 intr_target_reg;
unsigned mux_bit:5; unsigned mux_bit:5;
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment