Commit 99ad16cb authored by Jes Sorensen's avatar Jes Sorensen Committed by Kalle Valo

rtl8xxxu: Init REG_HIMR[01] for 8192eu parts

The newer generation chips have different interrupt registers.
Initialize this correct registers on 8192eu.
Signed-off-by: default avatarJes Sorensen <Jes.Sorensen@redhat.com>
Signed-off-by: default avatarKalle Valo <kvalo@codeaurora.org>
parent b63d0aac
...@@ -4366,6 +4366,9 @@ static int rtl8xxxu_init_device(struct ieee80211_hw *hw) ...@@ -4366,6 +4366,9 @@ static int rtl8xxxu_init_device(struct ieee80211_hw *hw)
val32 = rtl8xxxu_read32(priv, REG_TXDMA_OFFSET_CHK); val32 = rtl8xxxu_read32(priv, REG_TXDMA_OFFSET_CHK);
val32 |= TXDMA_OFFSET_DROP_DATA_EN; val32 |= TXDMA_OFFSET_DROP_DATA_EN;
rtl8xxxu_write32(priv, REG_TXDMA_OFFSET_CHK, val32); rtl8xxxu_write32(priv, REG_TXDMA_OFFSET_CHK, val32);
rtl8xxxu_write32(priv, REG_HIMR0, 0x00);
rtl8xxxu_write32(priv, REG_HIMR1, 0x00);
} }
ret = rtl8xxxu_init_mac(priv, rtl8723a_mac_init_table); ret = rtl8xxxu_init_mac(priv, rtl8723a_mac_init_table);
......
...@@ -196,6 +196,10 @@ ...@@ -196,6 +196,10 @@
#define REG_HMBOX_EXT_1 0x008a #define REG_HMBOX_EXT_1 0x008a
#define REG_HMBOX_EXT_2 0x008c #define REG_HMBOX_EXT_2 0x008c
#define REG_HMBOX_EXT_3 0x008e #define REG_HMBOX_EXT_3 0x008e
/* Interrupt registers for 8192e/8812 */
#define REG_HIMR0 0x00b0
#define REG_HIMR1 0x00b8
/* Host suspend counter on FPGA platform */ /* Host suspend counter on FPGA platform */
#define REG_HOST_SUSP_CNT 0x00bc #define REG_HOST_SUSP_CNT 0x00bc
/* Efuse access protection for RTL8723 */ /* Efuse access protection for RTL8723 */
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment