Skip to content

L
linux
Commit b6f4f1f2 authored by Stephen Boyd's avatar Stephen Boyd
Browse files
Options

Merge tag 'clk-samsung-4.8' of git://linuxtv.org/snawrocki/samsung into clk-next 

Merge changes from Sylwester Nawrocki for samsung clk drivers:

 - a fix for exynos7 to prevent gating some critical CMU clocks,
 - addition of CPU clocks for CPU frequency scaling on Exynos5433 SoCs,
 - additions for exynos5410 SoC required for Odroid XU board support,
 - register accessors fixes for kernels built for big endian operation
   (mostly exynos4 SoCs),
 - Exynos5433 clock definitions fixes required for suspend to RAM and
   the audio subsystem operation,
 - many cleanups changing attributes of the clock initializer data

* tag 'clk-samsung-4.8' of git://linuxtv.org/snawrocki/samsung: (41 commits)
  clk: samsung: exynos5433: Add CLK_IGNORE_UNUSED flag to PCIE device
  clk: samsung: exynos5433: Add CLK_IGNORE_UNUSED flags to avoid hang during S2R
  clk: samsung: exynos5433: Add CLK_IGNORE_UNUSED flag for AUD UART
  clk: samsung: exynos4: fixup reg access on be
  clk: samsung: fixup endian in pll clk
  clk: samsung: exynos5410: Add WDT, ACLK266 and SSS clocks
  clk: samsung: exynos5433: add CPU clocks configuration data and instantiate CPU clocks
  clk: samsung: cpu: prepare for adding Exynos5433 CPU clocks
  clk: samsung: exynos5433: prepare for adding CPU clocks
  clk: samsung: Suppress unbinding to prevent theoretical attacks
  clk: samsung: exynos5420: Set ID for aclk333 gate clock
  clk: samsung: exynos5410: Add TMU clock
  clk: samsung: exynos5410: Add I2C, HSI2C and RTC clocks
  clk: samsung: exynos5410: Add serial3, USB and PWM clocks
  clk: samsung: exynos3250: Move PLL rates data to init section
  clk: samsung: Fully constify mux parent names
  clk: samsung: exynos5250: Move sleep init function to init section
  clk: samsung: exynos5420: Move sleep init function and PLL data to init section
  clk: samsung: exynos5433: Move PLL rates data to init section
  clk: samsung: exynos5433: Constify all clock initializers
  ...
parents 2d5b520c 0e450447
Expand all Hide whitespace changes
Inline Side-by-side
Showing with 812 additions and 514 deletions
drivers/clk/samsung/clk-cpu.c
View file @ b6f4f1f2
...@@ -45,6 +45,13 @@ ...@@ -45,6 +45,13 @@
#define E4210_DIV_STAT_CPU0 0x400 #define E4210_DIV_STAT_CPU0 0x400
#define E4210_DIV_STAT_CPU1 0x404 #define E4210_DIV_STAT_CPU1 0x404
#define E5433_MUX_SEL2 0x008
#define E5433_MUX_STAT2 0x208
#define E5433_DIV_CPU0 0x400
#define E5433_DIV_CPU1 0x404
#define E5433_DIV_STAT_CPU0 0x500
#define E5433_DIV_STAT_CPU1 0x504
#define E4210_DIV0_RATIO0_MASK 0x7 #define E4210_DIV0_RATIO0_MASK 0x7
#define E4210_DIV1_HPM_MASK (0x7 << 4) #define E4210_DIV1_HPM_MASK (0x7 << 4)
#define E4210_DIV1_COPY_MASK (0x7 << 0) #define E4210_DIV1_COPY_MASK (0x7 << 0)
...@@ -252,6 +259,102 @@ static int exynos_cpuclk_post_rate_change(struct clk_notifier_data *ndata, ...@@ -252,6 +259,102 @@ static int exynos_cpuclk_post_rate_change(struct clk_notifier_data *ndata,
return 0; return 0;
} }
/*
* Helper function to set the 'safe' dividers for the CPU clock. The parameters
* div and mask contain the divider value and the register bit mask of the
* dividers to be programmed.
*/
static void exynos5433_set_safe_div(void __iomem *base, unsigned long div,
unsigned long mask)
{
unsigned long div0;
div0 = readl(base + E5433_DIV_CPU0);
div0 = (div0 & ~mask) | (div & mask);
writel(div0, base + E5433_DIV_CPU0);
wait_until_divider_stable(base + E5433_DIV_STAT_CPU0, mask);
}
/* handler for pre-rate change notification from parent clock */
static int exynos5433_cpuclk_pre_rate_change(struct clk_notifier_data *ndata,
struct exynos_cpuclk *cpuclk, void __iomem *base)
{
const struct exynos_cpuclk_cfg_data *cfg_data = cpuclk->cfg;
unsigned long alt_prate = clk_get_rate(cpuclk->alt_parent);
unsigned long alt_div = 0, alt_div_mask = DIV_MASK;
unsigned long div0, div1 = 0, mux_reg;
unsigned long flags;
/* find out the divider values to use for clock data */
while ((cfg_data->prate * 1000) != ndata->new_rate) {
if (cfg_data->prate == 0)
return -EINVAL;
cfg_data++;
}
spin_lock_irqsave(cpuclk->lock, flags);
/*
* For the selected PLL clock frequency, get the pre-defined divider
* values.
*/
div0 = cfg_data->div0;
div1 = cfg_data->div1;
/*
* If the old parent clock speed is less than the clock speed of
* the alternate parent, then it should be ensured that at no point
* the armclk speed is more than the old_prate until the dividers are
* set. Also workaround the issue of the dividers being set to lower
* values before the parent clock speed is set to new lower speed
* (this can result in too high speed of armclk output clocks).
*/
if (alt_prate > ndata->old_rate || ndata->old_rate > ndata->new_rate) {
unsigned long tmp_rate = min(ndata->old_rate, ndata->new_rate);
alt_div = DIV_ROUND_UP(alt_prate, tmp_rate) - 1;
WARN_ON(alt_div >= MAX_DIV);
exynos5433_set_safe_div(base, alt_div, alt_div_mask);
div0 |= alt_div;
}
/* select the alternate parent */
mux_reg = readl(base + E5433_MUX_SEL2);
writel(mux_reg | 1, base + E5433_MUX_SEL2);
wait_until_mux_stable(base + E5433_MUX_STAT2, 0, 2);
/* alternate parent is active now. set the dividers */
writel(div0, base + E5433_DIV_CPU0);
wait_until_divider_stable(base + E5433_DIV_STAT_CPU0, DIV_MASK_ALL);
writel(div1, base + E5433_DIV_CPU1);
wait_until_divider_stable(base + E5433_DIV_STAT_CPU1, DIV_MASK_ALL);
spin_unlock_irqrestore(cpuclk->lock, flags);
return 0;
}
/* handler for post-rate change notification from parent clock */
static int exynos5433_cpuclk_post_rate_change(struct clk_notifier_data *ndata,
struct exynos_cpuclk *cpuclk, void __iomem *base)
{
unsigned long div = 0, div_mask = DIV_MASK;
unsigned long mux_reg;
unsigned long flags;
spin_lock_irqsave(cpuclk->lock, flags);
/* select apll as the alternate parent */
mux_reg = readl(base + E5433_MUX_SEL2);
writel(mux_reg & ~1, base + E5433_MUX_SEL2);
wait_until_mux_stable(base + E5433_MUX_STAT2, 0, 1);
exynos5433_set_safe_div(base, div, div_mask);
spin_unlock_irqrestore(cpuclk->lock, flags);
return 0;
}
/* /*
* This notifier function is called for the pre-rate and post-rate change * This notifier function is called for the pre-rate and post-rate change
* notifications of the parent clock of cpuclk. * notifications of the parent clock of cpuclk.
...@@ -275,6 +378,29 @@ static int exynos_cpuclk_notifier_cb(struct notifier_block *nb, ...@@ -275,6 +378,29 @@ static int exynos_cpuclk_notifier_cb(struct notifier_block *nb,
return notifier_from_errno(err); return notifier_from_errno(err);
} }
/*
* This notifier function is called for the pre-rate and post-rate change
* notifications of the parent clock of cpuclk.
*/
static int exynos5433_cpuclk_notifier_cb(struct notifier_block *nb,
unsigned long event, void *data)
{
struct clk_notifier_data *ndata = data;
struct exynos_cpuclk *cpuclk;
void __iomem *base;
int err = 0;
cpuclk = container_of(nb, struct exynos_cpuclk, clk_nb);
base = cpuclk->ctrl_base;
if (event == PRE_RATE_CHANGE)
err = exynos5433_cpuclk_pre_rate_change(ndata, cpuclk, base);
else if (event == POST_RATE_CHANGE)
err = exynos5433_cpuclk_post_rate_change(ndata, cpuclk, base);
return notifier_from_errno(err);
}
/* helper function to register a CPU clock */ /* helper function to register a CPU clock */
int __init exynos_register_cpu_clock(struct samsung_clk_provider *ctx, int __init exynos_register_cpu_clock(struct samsung_clk_provider *ctx,
unsigned int lookup_id, const char *name, const char *parent, unsigned int lookup_id, const char *name, const char *parent,
...@@ -301,7 +427,10 @@ int __init exynos_register_cpu_clock(struct samsung_clk_provider *ctx, ...@@ -301,7 +427,10 @@ int __init exynos_register_cpu_clock(struct samsung_clk_provider *ctx,
cpuclk->ctrl_base = ctx->reg_base + offset; cpuclk->ctrl_base = ctx->reg_base + offset;
cpuclk->lock = &ctx->lock; cpuclk->lock = &ctx->lock;
cpuclk->flags = flags; cpuclk->flags = flags;
cpuclk->clk_nb.notifier_call = exynos_cpuclk_notifier_cb; if (flags & CLK_CPU_HAS_E5433_REGS_LAYOUT)
cpuclk->clk_nb.notifier_call = exynos5433_cpuclk_notifier_cb;
else
cpuclk->clk_nb.notifier_call = exynos_cpuclk_notifier_cb;
cpuclk->alt_parent = __clk_lookup(alt_parent); cpuclk->alt_parent = __clk_lookup(alt_parent);
if (!cpuclk->alt_parent) { if (!cpuclk->alt_parent) {
......
drivers/clk/samsung/clk-cpu.h
View file @ b6f4f1f2
...@@ -57,10 +57,12 @@ struct exynos_cpuclk { ...@@ -57,10 +57,12 @@ struct exynos_cpuclk {
struct notifier_block clk_nb; struct notifier_block clk_nb;
unsigned long flags; unsigned long flags;
/* The CPU clock registers has DIV1 configuration register */ /* The CPU clock registers have DIV1 configuration register */
#define CLK_CPU_HAS_DIV1 (1 << 0) #define CLK_CPU_HAS_DIV1 (1 << 0)
/* When ALT parent is active, debug clocks need safe divider values */ /* When ALT parent is active, debug clocks need safe divider values */
#define CLK_CPU_NEEDS_DEBUG_ALT_DIV (1 << 1) #define CLK_CPU_NEEDS_DEBUG_ALT_DIV (1 << 1)
/* The CPU clock registers have Exynos5433-compatible layout */
#define CLK_CPU_HAS_E5433_REGS_LAYOUT (1 << 2)
}; };
extern int __init exynos_register_cpu_clock(struct samsung_clk_provider *ctx, extern int __init exynos_register_cpu_clock(struct samsung_clk_provider *ctx,
......
drivers/clk/samsung/clk-exynos-clkout.c
View file @ b6f4f1f2
...@@ -151,6 +151,8 @@ static void __init exynos5_clkout_init(struct device_node *node) ...@@ -151,6 +151,8 @@ static void __init exynos5_clkout_init(struct device_node *node)
} }
CLK_OF_DECLARE(exynos5250_clkout, "samsung,exynos5250-pmu", CLK_OF_DECLARE(exynos5250_clkout, "samsung,exynos5250-pmu",
exynos5_clkout_init); exynos5_clkout_init);
CLK_OF_DECLARE(exynos5410_clkout, "samsung,exynos5410-pmu",
exynos5_clkout_init);
CLK_OF_DECLARE(exynos5420_clkout, "samsung,exynos5420-pmu", CLK_OF_DECLARE(exynos5420_clkout, "samsung,exynos5420-pmu",
exynos5_clkout_init); exynos5_clkout_init);
CLK_OF_DECLARE(exynos5433_clkout, "samsung,exynos5433-pmu", CLK_OF_DECLARE(exynos5433_clkout, "samsung,exynos5433-pmu",
......
drivers/clk/samsung/clk-exynos3250.c
View file @ b6f4f1f2
...@@ -103,7 +103,7 @@ ...@@ -103,7 +103,7 @@
#define PWR_CTRL1_USE_CORE1_WFI (1 << 1) #define PWR_CTRL1_USE_CORE1_WFI (1 << 1)
#define PWR_CTRL1_USE_CORE0_WFI (1 << 0) #define PWR_CTRL1_USE_CORE0_WFI (1 << 0)
static unsigned long exynos3250_cmu_clk_regs[] __initdata = { static const unsigned long exynos3250_cmu_clk_regs[] __initconst = {
SRC_LEFTBUS, SRC_LEFTBUS,
DIV_LEFTBUS, DIV_LEFTBUS,
GATE_IP_LEFTBUS, GATE_IP_LEFTBUS,
...@@ -226,7 +226,7 @@ PNAME(group_sclk_fimd0_p) = { "xxti", "xusbxti", ...@@ -226,7 +226,7 @@ PNAME(group_sclk_fimd0_p) = { "xxti", "xusbxti",
PNAME(mout_mfc_p) = { "mout_mfc_0", "mout_mfc_1" }; PNAME(mout_mfc_p) = { "mout_mfc_0", "mout_mfc_1" };
PNAME(mout_g3d_p) = { "mout_g3d_0", "mout_g3d_1" }; PNAME(mout_g3d_p) = { "mout_g3d_0", "mout_g3d_1" };
static struct samsung_fixed_factor_clock fixed_factor_clks[] __initdata = { static const struct samsung_fixed_factor_clock fixed_factor_clks[] __initconst = {
FFACTOR(0, "sclk_mpll_1600", "mout_mpll", 1, 1, 0), FFACTOR(0, "sclk_mpll_1600", "mout_mpll", 1, 1, 0),
FFACTOR(0, "sclk_mpll_mif", "mout_mpll", 1, 2, 0), FFACTOR(0, "sclk_mpll_mif", "mout_mpll", 1, 2, 0),
FFACTOR(0, "sclk_bpll", "fout_bpll", 1, 2, 0), FFACTOR(0, "sclk_bpll", "fout_bpll", 1, 2, 0),
...@@ -237,7 +237,7 @@ static struct samsung_fixed_factor_clock fixed_factor_clks[] __initdata = { ...@@ -237,7 +237,7 @@ static struct samsung_fixed_factor_clock fixed_factor_clks[] __initdata = {
FFACTOR(CLK_FIN_PLL, "fin_pll", "xusbxti", 1, 1, 0), FFACTOR(CLK_FIN_PLL, "fin_pll", "xusbxti", 1, 1, 0),
}; };
static struct samsung_mux_clock mux_clks[] __initdata = { static const struct samsung_mux_clock mux_clks[] __initconst = {
/* /*
* NOTE: Following table is sorted by register address in ascending * NOTE: Following table is sorted by register address in ascending
* order and then bitfield shift in descending order, as it is done * order and then bitfield shift in descending order, as it is done
...@@ -326,7 +326,7 @@ static struct samsung_mux_clock mux_clks[] __initdata = { ...@@ -326,7 +326,7 @@ static struct samsung_mux_clock mux_clks[] __initdata = {
CLK_SET_RATE_PARENT, 0), CLK_SET_RATE_PARENT, 0),
}; };
static struct samsung_div_clock div_clks[] __initdata = { static const struct samsung_div_clock div_clks[] __initconst = {
/* /*
* NOTE: Following table is sorted by register address in ascending * NOTE: Following table is sorted by register address in ascending
* order and then bitfield shift in descending order, as it is done * order and then bitfield shift in descending order, as it is done
...@@ -429,7 +429,7 @@ static struct samsung_div_clock div_clks[] __initdata = { ...@@ -429,7 +429,7 @@ static struct samsung_div_clock div_clks[] __initdata = {
DIV(CLK_DIV_COPY, "div_copy", "mout_hpm", DIV_CPU1, 0, 3), DIV(CLK_DIV_COPY, "div_copy", "mout_hpm", DIV_CPU1, 0, 3),
}; };
static struct samsung_gate_clock gate_clks[] __initdata = { static const struct samsung_gate_clock gate_clks[] __initconst = {
/* /*
* NOTE: Following table is sorted by register address in ascending * NOTE: Following table is sorted by register address in ascending
* order and then bitfield shift in descending order, as it is done * order and then bitfield shift in descending order, as it is done
...@@ -669,7 +669,7 @@ static struct samsung_gate_clock gate_clks[] __initdata = { ...@@ -669,7 +669,7 @@ static struct samsung_gate_clock gate_clks[] __initdata = {
}; };
/* APLL & MPLL & BPLL & UPLL */ /* APLL & MPLL & BPLL & UPLL */
static struct samsung_pll_rate_table exynos3250_pll_rates[] = { static const struct samsung_pll_rate_table exynos3250_pll_rates[] __initconst = {
PLL_35XX_RATE(1200000000, 400, 4, 1), PLL_35XX_RATE(1200000000, 400, 4, 1),
PLL_35XX_RATE(1100000000, 275, 3, 1), PLL_35XX_RATE(1100000000, 275, 3, 1),
PLL_35XX_RATE(1066000000, 533, 6, 1), PLL_35XX_RATE(1066000000, 533, 6, 1),
...@@ -691,7 +691,7 @@ static struct samsung_pll_rate_table exynos3250_pll_rates[] = { ...@@ -691,7 +691,7 @@ static struct samsung_pll_rate_table exynos3250_pll_rates[] = {
}; };
/* EPLL */ /* EPLL */
static struct samsung_pll_rate_table exynos3250_epll_rates[] = { static const struct samsung_pll_rate_table exynos3250_epll_rates[] __initconst = {
PLL_36XX_RATE(800000000, 200, 3, 1, 0), PLL_36XX_RATE(800000000, 200, 3, 1, 0),
PLL_36XX_RATE(288000000, 96, 2, 2, 0), PLL_36XX_RATE(288000000, 96, 2, 2, 0),
PLL_36XX_RATE(192000000, 128, 2, 3, 0), PLL_36XX_RATE(192000000, 128, 2, 3, 0),
...@@ -710,7 +710,7 @@ static struct samsung_pll_rate_table exynos3250_epll_rates[] = { ...@@ -710,7 +710,7 @@ static struct samsung_pll_rate_table exynos3250_epll_rates[] = {
}; };
/* VPLL */ /* VPLL */
static struct samsung_pll_rate_table exynos3250_vpll_rates[] = { static const struct samsung_pll_rate_table exynos3250_vpll_rates[] __initconst = {
PLL_36XX_RATE(600000000, 100, 2, 1, 0), PLL_36XX_RATE(600000000, 100, 2, 1, 0),
PLL_36XX_RATE(533000000, 266, 3, 2, 32768), PLL_36XX_RATE(533000000, 266, 3, 2, 32768),
PLL_36XX_RATE(519230987, 173, 2, 2, 5046), PLL_36XX_RATE(519230987, 173, 2, 2, 5046),
...@@ -740,7 +740,7 @@ static struct samsung_pll_rate_table exynos3250_vpll_rates[] = { ...@@ -740,7 +740,7 @@ static struct samsung_pll_rate_table exynos3250_vpll_rates[] = {
{ /* sentinel */ } { /* sentinel */ }
}; };
static struct samsung_pll_clock exynos3250_plls[] __initdata = { static const struct samsung_pll_clock exynos3250_plls[] __initconst = {
PLL(pll_35xx, CLK_FOUT_APLL, "fout_apll", "fin_pll", PLL(pll_35xx, CLK_FOUT_APLL, "fout_apll", "fin_pll",
APLL_LOCK, APLL_CON0, exynos3250_pll_rates), APLL_LOCK, APLL_CON0, exynos3250_pll_rates),
PLL(pll_35xx, CLK_FOUT_MPLL, "fout_mpll", "fin_pll", PLL(pll_35xx, CLK_FOUT_MPLL, "fout_mpll", "fin_pll",
...@@ -772,7 +772,7 @@ static void __init exynos3_core_down_clock(void __iomem *reg_base) ...@@ -772,7 +772,7 @@ static void __init exynos3_core_down_clock(void __iomem *reg_base)
__raw_writel(0x0, reg_base + PWR_CTRL2); __raw_writel(0x0, reg_base + PWR_CTRL2);
} }
static struct samsung_cmu_info cmu_info __initdata = { static const struct samsung_cmu_info cmu_info __initconst = {
.pll_clks = exynos3250_plls, .pll_clks = exynos3250_plls,
.nr_pll_clks = ARRAY_SIZE(exynos3250_plls), .nr_pll_clks = ARRAY_SIZE(exynos3250_plls),
.mux_clks = mux_clks, .mux_clks = mux_clks,
...@@ -848,7 +848,7 @@ CLK_OF_DECLARE(exynos3250_cmu, "samsung,exynos3250-cmu", exynos3250_cmu_init); ...@@ -848,7 +848,7 @@ CLK_OF_DECLARE(exynos3250_cmu, "samsung,exynos3250-cmu", exynos3250_cmu_init);
#define EPLL_CON2 0x111c #define EPLL_CON2 0x111c
#define SRC_EPLL 0x1120 #define SRC_EPLL 0x1120
static unsigned long exynos3250_cmu_dmc_clk_regs[] __initdata = { static const unsigned long exynos3250_cmu_dmc_clk_regs[] __initconst = {
BPLL_LOCK, BPLL_LOCK,
BPLL_CON0, BPLL_CON0,
BPLL_CON1, BPLL_CON1,
...@@ -874,7 +874,7 @@ PNAME(mout_bpll_p) = { "fin_pll", "fout_bpll", }; ...@@ -874,7 +874,7 @@ PNAME(mout_bpll_p) = { "fin_pll", "fout_bpll", };
PNAME(mout_mpll_mif_p) = { "fin_pll", "sclk_mpll_mif", }; PNAME(mout_mpll_mif_p) = { "fin_pll", "sclk_mpll_mif", };
PNAME(mout_dphy_p) = { "mout_mpll_mif", "mout_bpll", }; PNAME(mout_dphy_p) = { "mout_mpll_mif", "mout_bpll", };
static struct samsung_mux_clock dmc_mux_clks[] __initdata = { static const struct samsung_mux_clock dmc_mux_clks[] __initconst = {
/* /*
* NOTE: Following table is sorted by register address in ascending * NOTE: Following table is sorted by register address in ascending
* order and then bitfield shift in descending order, as it is done * order and then bitfield shift in descending order, as it is done
...@@ -893,7 +893,7 @@ static struct samsung_mux_clock dmc_mux_clks[] __initdata = { ...@@ -893,7 +893,7 @@ static struct samsung_mux_clock dmc_mux_clks[] __initdata = {
MUX(CLK_MOUT_EPLL, "mout_epll", mout_epll_p, SRC_EPLL, 4, 1), MUX(CLK_MOUT_EPLL, "mout_epll", mout_epll_p, SRC_EPLL, 4, 1),
}; };
static struct samsung_div_clock dmc_div_clks[] __initdata = { static const struct samsung_div_clock dmc_div_clks[] __initconst = {
/* /*
* NOTE: Following table is sorted by register address in ascending * NOTE: Following table is sorted by register address in ascending
* order and then bitfield shift in descending order, as it is done * order and then bitfield shift in descending order, as it is done
...@@ -910,14 +910,14 @@ static struct samsung_div_clock dmc_div_clks[] __initdata = { ...@@ -910,14 +910,14 @@ static struct samsung_div_clock dmc_div_clks[] __initdata = {
DIV(CLK_DIV_DMCD, "div_dmcd", "div_dmc", DIV_DMC1, 11, 3), DIV(CLK_DIV_DMCD, "div_dmcd", "div_dmc", DIV_DMC1, 11, 3),
}; };
static struct samsung_pll_clock exynos3250_dmc_plls[] __initdata = { static const struct samsung_pll_clock exynos3250_dmc_plls[] __initconst = {
PLL(pll_35xx, CLK_FOUT_BPLL, "fout_bpll", "fin_pll", PLL(pll_35xx, CLK_FOUT_BPLL, "fout_bpll", "fin_pll",
BPLL_LOCK, BPLL_CON0, exynos3250_pll_rates), BPLL_LOCK, BPLL_CON0, exynos3250_pll_rates),
PLL(pll_36xx, CLK_FOUT_EPLL, "fout_epll", "fin_pll", PLL(pll_36xx, CLK_FOUT_EPLL, "fout_epll", "fin_pll",
EPLL_LOCK, EPLL_CON0, exynos3250_epll_rates), EPLL_LOCK, EPLL_CON0, exynos3250_epll_rates),
}; };
static struct samsung_cmu_info dmc_cmu_info __initdata = { static const struct samsung_cmu_info dmc_cmu_info __initconst = {
.pll_clks = exynos3250_dmc_plls, .pll_clks = exynos3250_dmc_plls,
.nr_pll_clks = ARRAY_SIZE(exynos3250_dmc_plls), .nr_pll_clks = ARRAY_SIZE(exynos3250_dmc_plls),
.mux_clks = dmc_mux_clks, .mux_clks = dmc_mux_clks,
...@@ -947,7 +947,7 @@ CLK_OF_DECLARE(exynos3250_cmu_dmc, "samsung,exynos3250-cmu-dmc", ...@@ -947,7 +947,7 @@ CLK_OF_DECLARE(exynos3250_cmu_dmc, "samsung,exynos3250-cmu-dmc",
#define GATE_IP_ISP1 0x804 #define GATE_IP_ISP1 0x804
#define GATE_SCLK_ISP 0x900 #define GATE_SCLK_ISP 0x900
static struct samsung_div_clock isp_div_clks[] __initdata = { static const struct samsung_div_clock isp_div_clks[] __initconst = {
/* /*
* NOTE: Following table is sorted by register address in ascending * NOTE: Following table is sorted by register address in ascending
* order and then bitfield shift in descending order, as it is done * order and then bitfield shift in descending order, as it is done
...@@ -967,7 +967,7 @@ static struct samsung_div_clock isp_div_clks[] __initdata = { ...@@ -967,7 +967,7 @@ static struct samsung_div_clock isp_div_clks[] __initdata = {
DIV(CLK_DIV_MPWM, "div_mpwm", "div_isp1", DIV_ISP1, 0, 3), DIV(CLK_DIV_MPWM, "div_mpwm", "div_isp1", DIV_ISP1, 0, 3),
}; };
static struct samsung_gate_clock isp_gate_clks[] __initdata = { static const struct samsung_gate_clock isp_gate_clks[] __initconst = {
/* /*
* NOTE: Following table is sorted by register address in ascending * NOTE: Following table is sorted by register address in ascending
* order and then bitfield shift in descending order, as it is done * order and then bitfield shift in descending order, as it is done
...@@ -1063,7 +1063,7 @@ static struct samsung_gate_clock isp_gate_clks[] __initdata = { ...@@ -1063,7 +1063,7 @@ static struct samsung_gate_clock isp_gate_clks[] __initdata = {
GATE_SCLK_ISP, 0, CLK_IGNORE_UNUSED, 0), GATE_SCLK_ISP, 0, CLK_IGNORE_UNUSED, 0),
}; };
static struct samsung_cmu_info isp_cmu_info __initdata = { static const struct samsung_cmu_info isp_cmu_info __initconst = {
.div_clks = isp_div_clks, .div_clks = isp_div_clks,
.nr_div_clks = ARRAY_SIZE(isp_div_clks), .nr_div_clks = ARRAY_SIZE(isp_div_clks),
.gate_clks = isp_gate_clks, .gate_clks = isp_gate_clks,
...@@ -1079,14 +1079,15 @@ static int __init exynos3250_cmu_isp_probe(struct platform_device *pdev) ...@@ -1079,14 +1079,15 @@ static int __init exynos3250_cmu_isp_probe(struct platform_device *pdev)
return 0; return 0;
} }
static const struct of_device_id exynos3250_cmu_isp_of_match[] = { static const struct of_device_id exynos3250_cmu_isp_of_match[] __initconst = {
{ .compatible = "samsung,exynos3250-cmu-isp", }, { .compatible = "samsung,exynos3250-cmu-isp", },
{ /* sentinel */ } { /* sentinel */ }
}; };
static struct platform_driver exynos3250_cmu_isp_driver = { static struct platform_driver exynos3250_cmu_isp_driver __initdata = {
.driver = { .driver = {
.name = "exynos3250-cmu-isp", .name = "exynos3250-cmu-isp",
.suppress_bind_attrs = true,
.of_match_table = exynos3250_cmu_isp_of_match, .of_match_table = exynos3250_cmu_isp_of_match,
}, },
}; };
......
drivers/clk/samsung/clk-exynos4.c
View file @ b6f4f1f2
This diff is collapsed.
drivers/clk/samsung/clk-exynos4415.c
View file @ b6f4f1f2
...@@ -111,7 +111,7 @@ ...@@ -111,7 +111,7 @@
#define DIV_CPU0 0x14500 #define DIV_CPU0 0x14500
#define DIV_CPU1 0x14504 #define DIV_CPU1 0x14504
static unsigned long exynos4415_cmu_clk_regs[] __initdata = { static const unsigned long exynos4415_cmu_clk_regs[] __initconst = {
SRC_LEFTBUS, SRC_LEFTBUS,
DIV_LEFTBUS, DIV_LEFTBUS,
GATE_IP_LEFTBUS, GATE_IP_LEFTBUS,
...@@ -268,16 +268,16 @@ PNAME(group_aclk_isp0_300_user_p) = { "fin_pll", "mout_aclk_isp0_300" }; ...@@ -268,16 +268,16 @@ PNAME(group_aclk_isp0_300_user_p) = { "fin_pll", "mout_aclk_isp0_300" };
PNAME(group_aclk_isp1_300_user_p) = { "fin_pll", "mout_aclk_isp1_300" }; PNAME(group_aclk_isp1_300_user_p) = { "fin_pll", "mout_aclk_isp1_300" };
PNAME(group_mout_mpll_user_t_p) = { "mout_mpll_user_t" }; PNAME(group_mout_mpll_user_t_p) = { "mout_mpll_user_t" };
static struct samsung_fixed_factor_clock exynos4415_fixed_factor_clks[] __initdata = { static const struct samsung_fixed_factor_clock exynos4415_fixed_factor_clks[] __initconst = {
/* HACK: fin_pll hardcoded to xusbxti until detection is implemented. */ /* HACK: fin_pll hardcoded to xusbxti until detection is implemented. */
FFACTOR(CLK_FIN_PLL, "fin_pll", "xusbxti", 1, 1, 0), FFACTOR(CLK_FIN_PLL, "fin_pll", "xusbxti", 1, 1, 0),
}; };
static struct samsung_fixed_rate_clock exynos4415_fixed_rate_clks[] __initdata = { static const struct samsung_fixed_rate_clock exynos4415_fixed_rate_clks[] __initconst = {
FRATE(CLK_SCLK_HDMIPHY, "sclk_hdmiphy", NULL, 0, 27000000), FRATE(CLK_SCLK_HDMIPHY, "sclk_hdmiphy", NULL, 0, 27000000),
}; };
static struct samsung_mux_clock exynos4415_mux_clks[] __initdata = { static const struct samsung_mux_clock exynos4415_mux_clks[] __initconst = {
/* /*
* NOTE: Following table is sorted by register address in ascending * NOTE: Following table is sorted by register address in ascending
* order and then bitfield shift in descending order, as it is done * order and then bitfield shift in descending order, as it is done
...@@ -427,7 +427,7 @@ static struct samsung_mux_clock exynos4415_mux_clks[] __initdata = { ...@@ -427,7 +427,7 @@ static struct samsung_mux_clock exynos4415_mux_clks[] __initdata = {
group_aclk_isp1_300_user_p, SRC_TOP_ISP1, 0, 1), group_aclk_isp1_300_user_p, SRC_TOP_ISP1, 0, 1),
}; };
static struct samsung_div_clock exynos4415_div_clks[] __initdata = { static const struct samsung_div_clock exynos4415_div_clks[] __initconst = {
/* /*
* NOTE: Following table is sorted by register address in ascending * NOTE: Following table is sorted by register address in ascending
* order and then bitfield shift in descending order, as it is done * order and then bitfield shift in descending order, as it is done
...@@ -566,7 +566,7 @@ static struct samsung_div_clock exynos4415_div_clks[] __initdata = { ...@@ -566,7 +566,7 @@ static struct samsung_div_clock exynos4415_div_clks[] __initdata = {
DIV(CLK_DIV_COPY, "div_copy", "mout_hpm", DIV_CPU1, 0, 3), DIV(CLK_DIV_COPY, "div_copy", "mout_hpm", DIV_CPU1, 0, 3),
}; };
static struct samsung_gate_clock exynos4415_gate_clks[] __initdata = { static const struct samsung_gate_clock exynos4415_gate_clks[] __initconst = {
/* /*
* NOTE: Following table is sorted by register address in ascending * NOTE: Following table is sorted by register address in ascending
* order and then bitfield shift in descending order, as it is done * order and then bitfield shift in descending order, as it is done
...@@ -859,7 +859,7 @@ static struct samsung_gate_clock exynos4415_gate_clks[] __initdata = { ...@@ -859,7 +859,7 @@ static struct samsung_gate_clock exynos4415_gate_clks[] __initdata = {
/* /*
* APLL & MPLL & BPLL & ISP_PLL & DISP_PLL & G3D_PLL * APLL & MPLL & BPLL & ISP_PLL & DISP_PLL & G3D_PLL
*/ */
static struct samsung_pll_rate_table exynos4415_pll_rates[] = { static const struct samsung_pll_rate_table exynos4415_pll_rates[] __initconst = {
PLL_35XX_RATE(1600000000, 400, 3, 1), PLL_35XX_RATE(1600000000, 400, 3, 1),
PLL_35XX_RATE(1500000000, 250, 2, 1), PLL_35XX_RATE(1500000000, 250, 2, 1),
PLL_35XX_RATE(1400000000, 175, 3, 0), PLL_35XX_RATE(1400000000, 175, 3, 0),
...@@ -891,7 +891,7 @@ static struct samsung_pll_rate_table exynos4415_pll_rates[] = { ...@@ -891,7 +891,7 @@ static struct samsung_pll_rate_table exynos4415_pll_rates[] = {
}; };
/* EPLL */ /* EPLL */
static struct samsung_pll_rate_table exynos4415_epll_rates[] = { static const struct samsung_pll_rate_table exynos4415_epll_rates[] __initconst = {
PLL_36XX_RATE(800000000, 200, 3, 1, 0), PLL_36XX_RATE(800000000, 200, 3, 1, 0),
PLL_36XX_RATE(288000000, 96, 2, 2, 0), PLL_36XX_RATE(288000000, 96, 2, 2, 0),
PLL_36XX_RATE(192000000, 128, 2, 3, 0), PLL_36XX_RATE(192000000, 128, 2, 3, 0),
...@@ -909,7 +909,7 @@ static struct samsung_pll_rate_table exynos4415_epll_rates[] = { ...@@ -909,7 +909,7 @@ static struct samsung_pll_rate_table exynos4415_epll_rates[] = {
{ /* sentinel */ } { /* sentinel */ }
}; };
static struct samsung_pll_clock exynos4415_plls[] __initdata = { static const struct samsung_pll_clock exynos4415_plls[] __initconst = {
PLL(pll_35xx, CLK_FOUT_APLL, "fout_apll", "fin_pll", PLL(pll_35xx, CLK_FOUT_APLL, "fout_apll", "fin_pll",
APLL_LOCK, APLL_CON0, exynos4415_pll_rates), APLL_LOCK, APLL_CON0, exynos4415_pll_rates),
PLL(pll_36xx, CLK_FOUT_EPLL, "fout_epll", "fin_pll", PLL(pll_36xx, CLK_FOUT_EPLL, "fout_epll", "fin_pll",
...@@ -922,7 +922,7 @@ static struct samsung_pll_clock exynos4415_plls[] __initdata = { ...@@ -922,7 +922,7 @@ static struct samsung_pll_clock exynos4415_plls[] __initdata = {
"fin_pll", DISP_PLL_LOCK, DISP_PLL_CON0, exynos4415_pll_rates), "fin_pll", DISP_PLL_LOCK, DISP_PLL_CON0, exynos4415_pll_rates),
}; };
static struct samsung_cmu_info cmu_info __initdata = { static const struct samsung_cmu_info cmu_info __initconst = {
.pll_clks = exynos4415_plls, .pll_clks = exynos4415_plls,
.nr_pll_clks = ARRAY_SIZE(exynos4415_plls), .nr_pll_clks = ARRAY_SIZE(exynos4415_plls),
.mux_clks = exynos4415_mux_clks, .mux_clks = exynos4415_mux_clks,
...@@ -961,7 +961,7 @@ CLK_OF_DECLARE(exynos4415_cmu, "samsung,exynos4415-cmu", exynos4415_cmu_init); ...@@ -961,7 +961,7 @@ CLK_OF_DECLARE(exynos4415_cmu, "samsung,exynos4415-cmu", exynos4415_cmu_init);
#define SRC_DMC 0x300 #define SRC_DMC 0x300
#define DIV_DMC1 0x504 #define DIV_DMC1 0x504
static unsigned long exynos4415_cmu_dmc_clk_regs[] __initdata = { static const unsigned long exynos4415_cmu_dmc_clk_regs[] __initconst = {
MPLL_LOCK, MPLL_LOCK,
MPLL_CON0, MPLL_CON0,
MPLL_CON1, MPLL_CON1,
...@@ -978,14 +978,14 @@ PNAME(mout_mpll_p) = { "fin_pll", "fout_mpll", }; ...@@ -978,14 +978,14 @@ PNAME(mout_mpll_p) = { "fin_pll", "fout_mpll", };
PNAME(mout_bpll_p) = { "fin_pll", "fout_bpll", }; PNAME(mout_bpll_p) = { "fin_pll", "fout_bpll", };
PNAME(mbpll_p) = { "mout_mpll", "mout_bpll", }; PNAME(mbpll_p) = { "mout_mpll", "mout_bpll", };
static struct samsung_mux_clock exynos4415_dmc_mux_clks[] __initdata = { static const struct samsung_mux_clock exynos4415_dmc_mux_clks[] __initconst = {
MUX(CLK_DMC_MOUT_MPLL, "mout_mpll", mout_mpll_p, SRC_DMC, 12, 1), MUX(CLK_DMC_MOUT_MPLL, "mout_mpll", mout_mpll_p, SRC_DMC, 12, 1),
MUX(CLK_DMC_MOUT_BPLL, "mout_bpll", mout_bpll_p, SRC_DMC, 10, 1), MUX(CLK_DMC_MOUT_BPLL, "mout_bpll", mout_bpll_p, SRC_DMC, 10, 1),
MUX(CLK_DMC_MOUT_DPHY, "mout_dphy", mbpll_p, SRC_DMC, 8, 1), MUX(CLK_DMC_MOUT_DPHY, "mout_dphy", mbpll_p, SRC_DMC, 8, 1),
MUX(CLK_DMC_MOUT_DMC_BUS, "mout_dmc_bus", mbpll_p, SRC_DMC, 4, 1), MUX(CLK_DMC_MOUT_DMC_BUS, "mout_dmc_bus", mbpll_p, SRC_DMC, 4, 1),
}; };
static struct samsung_div_clock exynos4415_dmc_div_clks[] __initdata = { static const struct samsung_div_clock exynos4415_dmc_div_clks[] __initconst = {
DIV(CLK_DMC_DIV_DMC, "div_dmc", "div_dmc_pre", DIV_DMC1, 27, 3), DIV(CLK_DMC_DIV_DMC, "div_dmc", "div_dmc_pre", DIV_DMC1, 27, 3),
DIV(CLK_DMC_DIV_DPHY, "div_dphy", "mout_dphy", DIV_DMC1, 23, 3), DIV(CLK_DMC_DIV_DPHY, "div_dphy", "mout_dphy", DIV_DMC1, 23, 3),
DIV(CLK_DMC_DIV_DMC_PRE, "div_dmc_pre", "mout_dmc_bus", DIV(CLK_DMC_DIV_DMC_PRE, "div_dmc_pre", "mout_dmc_bus",
...@@ -995,14 +995,14 @@ static struct samsung_div_clock exynos4415_dmc_div_clks[] __initdata = { ...@@ -995,14 +995,14 @@ static struct samsung_div_clock exynos4415_dmc_div_clks[] __initdata = {
DIV(CLK_DMC_DIV_MPLL_PRE, "div_mpll_pre", "mout_mpll", DIV_DMC1, 8, 2), DIV(CLK_DMC_DIV_MPLL_PRE, "div_mpll_pre", "mout_mpll", DIV_DMC1, 8, 2),
}; };
static struct samsung_pll_clock exynos4415_dmc_plls[] __initdata = { static const struct samsung_pll_clock exynos4415_dmc_plls[] __initconst = {
PLL(pll_35xx, CLK_DMC_FOUT_MPLL, "fout_mpll", "fin_pll", PLL(pll_35xx, CLK_DMC_FOUT_MPLL, "fout_mpll", "fin_pll",
MPLL_LOCK, MPLL_CON0, exynos4415_pll_rates), MPLL_LOCK, MPLL_CON0, exynos4415_pll_rates),
PLL(pll_35xx, CLK_DMC_FOUT_BPLL, "fout_bpll", "fin_pll", PLL(pll_35xx, CLK_DMC_FOUT_BPLL, "fout_bpll", "fin_pll",
BPLL_LOCK, BPLL_CON0, exynos4415_pll_rates), BPLL_LOCK, BPLL_CON0, exynos4415_pll_rates),
}; };
static struct samsung_cmu_info cmu_dmc_info __initdata = { static const struct samsung_cmu_info cmu_dmc_info __initconst = {
.pll_clks = exynos4415_dmc_plls, .pll_clks = exynos4415_dmc_plls,
.nr_pll_clks = ARRAY_SIZE(exynos4415_dmc_plls), .nr_pll_clks = ARRAY_SIZE(exynos4415_dmc_plls),
.mux_clks = exynos4415_dmc_mux_clks, .mux_clks = exynos4415_dmc_mux_clks,
......
drivers/clk/samsung/clk-exynos5250.c
View file @ b6f4f1f2
...@@ -117,7 +117,7 @@ static struct samsung_clk_reg_dump *exynos5250_save; ...@@ -117,7 +117,7 @@ static struct samsung_clk_reg_dump *exynos5250_save;
* list of controller registers to be saved and restored during a * list of controller registers to be saved and restored during a
* suspend/resume cycle. * suspend/resume cycle.
*/ */
static unsigned long exynos5250_clk_regs[] __initdata = { static const unsigned long exynos5250_clk_regs[] __initconst = {
SRC_CPU, SRC_CPU,
DIV_CPU0, DIV_CPU0,
PWR_CTRL1, PWR_CTRL1,
...@@ -190,7 +190,7 @@ static struct syscore_ops exynos5250_clk_syscore_ops = { ...@@ -190,7 +190,7 @@ static struct syscore_ops exynos5250_clk_syscore_ops = {
.resume = exynos5250_clk_resume, .resume = exynos5250_clk_resume,
}; };
static void exynos5250_clk_sleep_init(void) static void __init exynos5250_clk_sleep_init(void)
{ {
exynos5250_save = samsung_clk_alloc_reg_dump(exynos5250_clk_regs, exynos5250_save = samsung_clk_alloc_reg_dump(exynos5250_clk_regs,
ARRAY_SIZE(exynos5250_clk_regs)); ARRAY_SIZE(exynos5250_clk_regs));
...@@ -203,7 +203,7 @@ static void exynos5250_clk_sleep_init(void) ...@@ -203,7 +203,7 @@ static void exynos5250_clk_sleep_init(void)
register_syscore_ops(&exynos5250_clk_syscore_ops); register_syscore_ops(&exynos5250_clk_syscore_ops);
} }
#else #else
static void exynos5250_clk_sleep_init(void) {} static void __init exynos5250_clk_sleep_init(void) {}
#endif #endif
/* list of all parent clock list */ /* list of all parent clock list */
...@@ -266,23 +266,23 @@ static struct samsung_fixed_rate_clock exynos5250_fixed_rate_ext_clks[] __initda ...@@ -266,23 +266,23 @@ static struct samsung_fixed_rate_clock exynos5250_fixed_rate_ext_clks[] __initda
}; };
/* fixed rate clocks generated inside the soc */ /* fixed rate clocks generated inside the soc */
static struct samsung_fixed_rate_clock exynos5250_fixed_rate_clks[] __initdata = { static const struct samsung_fixed_rate_clock exynos5250_fixed_rate_clks[] __initconst = {
FRATE(CLK_SCLK_HDMIPHY, "sclk_hdmiphy", NULL, 0, 24000000), FRATE(CLK_SCLK_HDMIPHY, "sclk_hdmiphy", NULL, 0, 24000000),
FRATE(0, "sclk_hdmi27m", NULL, 0, 27000000), FRATE(0, "sclk_hdmi27m", NULL, 0, 27000000),
FRATE(0, "sclk_dptxphy", NULL, 0, 24000000), FRATE(0, "sclk_dptxphy", NULL, 0, 24000000),
FRATE(0, "sclk_uhostphy", NULL, 0, 48000000), FRATE(0, "sclk_uhostphy", NULL, 0, 48000000),
}; };
static struct samsung_fixed_factor_clock exynos5250_fixed_factor_clks[] __initdata = { static const struct samsung_fixed_factor_clock exynos5250_fixed_factor_clks[] __initconst = {
FFACTOR(0, "fout_mplldiv2", "fout_mpll", 1, 2, 0), FFACTOR(0, "fout_mplldiv2", "fout_mpll", 1, 2, 0),
FFACTOR(0, "fout_bplldiv2", "fout_bpll", 1, 2, 0), FFACTOR(0, "fout_bplldiv2", "fout_bpll", 1, 2, 0),
}; };
static struct samsung_mux_clock exynos5250_pll_pmux_clks[] __initdata = { static const struct samsung_mux_clock exynos5250_pll_pmux_clks[] __initconst = {
MUX(0, "mout_vpllsrc", mout_vpllsrc_p, SRC_TOP2, 0, 1), MUX(0, "mout_vpllsrc", mout_vpllsrc_p, SRC_TOP2, 0, 1),
}; };
static struct samsung_mux_clock exynos5250_mux_clks[] __initdata = { static const struct samsung_mux_clock exynos5250_mux_clks[] __initconst = {
/* /*
* NOTE: Following table is sorted by (clock domain, register address, * NOTE: Following table is sorted by (clock domain, register address,
* bitfield shift) triplet in ascending order. When adding new entries, * bitfield shift) triplet in ascending order. When adding new entries,
...@@ -378,7 +378,7 @@ static struct samsung_mux_clock exynos5250_mux_clks[] __initdata = { ...@@ -378,7 +378,7 @@ static struct samsung_mux_clock exynos5250_mux_clks[] __initdata = {
MUX(0, "mout_bpll_fout", mout_bpll_fout_p, PLL_DIV2_SEL, 0, 1), MUX(0, "mout_bpll_fout", mout_bpll_fout_p, PLL_DIV2_SEL, 0, 1),
}; };
static struct samsung_div_clock exynos5250_div_clks[] __initdata = { static const struct samsung_div_clock exynos5250_div_clks[] __initconst = {
/* /*
* NOTE: Following table is sorted by (clock domain, register address, * NOTE: Following table is sorted by (clock domain, register address,
* bitfield shift) triplet in ascending order. When adding new entries, * bitfield shift) triplet in ascending order. When adding new entries,
...@@ -470,7 +470,7 @@ static struct samsung_div_clock exynos5250_div_clks[] __initdata = { ...@@ -470,7 +470,7 @@ static struct samsung_div_clock exynos5250_div_clks[] __initdata = {
DIV(CLK_DIV_I2S2, "div_i2s2", "sclk_audio2", DIV_PERIC5, 8, 6), DIV(CLK_DIV_I2S2, "div_i2s2", "sclk_audio2", DIV_PERIC5, 8, 6),
}; };
static struct samsung_gate_clock exynos5250_gate_clks[] __initdata = { static const struct samsung_gate_clock exynos5250_gate_clks[] __initconst = {
/* /*
* NOTE: Following table is sorted by (clock domain, register address, * NOTE: Following table is sorted by (clock domain, register address,
* bitfield shift) triplet in ascending order. When adding new entries, * bitfield shift) triplet in ascending order. When adding new entries,
...@@ -698,7 +698,7 @@ static struct samsung_gate_clock exynos5250_gate_clks[] __initdata = { ...@@ -698,7 +698,7 @@ static struct samsung_gate_clock exynos5250_gate_clks[] __initdata = {
GATE_IP_ISP1, 7, 0, 0), GATE_IP_ISP1, 7, 0, 0),
}; };
static struct samsung_pll_rate_table vpll_24mhz_tbl[] __initdata = { static const struct samsung_pll_rate_table vpll_24mhz_tbl[] __initconst = {
/* sorted in descending order */ /* sorted in descending order */
/* PLL_36XX_RATE(rate, m, p, s, k) */ /* PLL_36XX_RATE(rate, m, p, s, k) */
PLL_36XX_RATE(266000000, 266, 3, 3, 0), PLL_36XX_RATE(266000000, 266, 3, 3, 0),
...@@ -707,7 +707,7 @@ static struct samsung_pll_rate_table vpll_24mhz_tbl[] __initdata = { ...@@ -707,7 +707,7 @@ static struct samsung_pll_rate_table vpll_24mhz_tbl[] __initdata = {
{ }, { },
}; };
static struct samsung_pll_rate_table epll_24mhz_tbl[] __initdata = { static const struct samsung_pll_rate_table epll_24mhz_tbl[] __initconst = {
/* sorted in descending order */ /* sorted in descending order */
/* PLL_36XX_RATE(rate, m, p, s, k) */ /* PLL_36XX_RATE(rate, m, p, s, k) */
PLL_36XX_RATE(192000000, 64, 2, 2, 0), PLL_36XX_RATE(192000000, 64, 2, 2, 0),
...@@ -721,7 +721,7 @@ static struct samsung_pll_rate_table epll_24mhz_tbl[] __initdata = { ...@@ -721,7 +721,7 @@ static struct samsung_pll_rate_table epll_24mhz_tbl[] __initdata = {
{ }, { },
}; };
static struct samsung_pll_rate_table apll_24mhz_tbl[] __initdata = { static const struct samsung_pll_rate_table apll_24mhz_tbl[] __initconst = {
/* sorted in descending order */ /* sorted in descending order */
/* PLL_35XX_RATE(rate, m, p, s) */ /* PLL_35XX_RATE(rate, m, p, s) */
PLL_35XX_RATE(1700000000, 425, 6, 0), PLL_35XX_RATE(1700000000, 425, 6, 0),
...@@ -805,8 +805,7 @@ static void __init exynos5250_clk_init(struct device_node *np) ...@@ -805,8 +805,7 @@ static void __init exynos5250_clk_init(struct device_node *np)
} }
ctx = samsung_clk_init(np, reg_base, CLK_NR_CLKS); ctx = samsung_clk_init(np, reg_base, CLK_NR_CLKS);
if (!ctx)
panic("%s: unable to allocate context.\n", __func__);
samsung_clk_of_register_fixed_ext(ctx, exynos5250_fixed_rate_ext_clks, samsung_clk_of_register_fixed_ext(ctx, exynos5250_fixed_rate_ext_clks,
ARRAY_SIZE(exynos5250_fixed_rate_ext_clks), ARRAY_SIZE(exynos5250_fixed_rate_ext_clks),
ext_clk_match); ext_clk_match);
......
drivers/clk/samsung/clk-exynos5260.c
View file @ b6f4f1f2
This diff is collapsed.
drivers/clk/samsung/clk-exynos5410.c
View file @ b6f4f1f2
...@@ -31,11 +31,14 @@ ...@@ -31,11 +31,14 @@
#define SRC_CPU 0x200 #define SRC_CPU 0x200
#define DIV_CPU0 0x500 #define DIV_CPU0 0x500
#define SRC_CPERI1 0x4204 #define SRC_CPERI1 0x4204
#define GATE_IP_G2D 0x8800
#define DIV_TOP0 0x10510 #define DIV_TOP0 0x10510
#define DIV_TOP1 0x10514 #define DIV_TOP1 0x10514
#define DIV_FSYS0 0x10548
#define DIV_FSYS1 0x1054c #define DIV_FSYS1 0x1054c
#define DIV_FSYS2 0x10550 #define DIV_FSYS2 0x10550
#define DIV_PERIC0 0x10558 #define DIV_PERIC0 0x10558
#define DIV_PERIC3 0x10564
#define SRC_TOP0 0x10210 #define SRC_TOP0 0x10210
#define SRC_TOP1 0x10214 #define SRC_TOP1 0x10214
#define SRC_TOP2 0x10218 #define SRC_TOP2 0x10218
...@@ -44,6 +47,8 @@ ...@@ -44,6 +47,8 @@
#define SRC_MASK_FSYS 0x10340 #define SRC_MASK_FSYS 0x10340
#define SRC_MASK_PERIC0 0x10350 #define SRC_MASK_PERIC0 0x10350
#define GATE_BUS_FSYS0 0x10740 #define GATE_BUS_FSYS0 0x10740
#define GATE_TOP_SCLK_FSYS 0x10840
#define GATE_TOP_SCLK_PERIC 0x10850
#define GATE_IP_FSYS 0x10944 #define GATE_IP_FSYS 0x10944
#define GATE_IP_PERIC 0x10950 #define GATE_IP_PERIC 0x10950
#define GATE_IP_PERIS 0x10960 #define GATE_IP_PERIS 0x10960
...@@ -71,12 +76,13 @@ PNAME(mout_kfc_p) = { "mout_kpll", "sclk_mpll", }; ...@@ -71,12 +76,13 @@ PNAME(mout_kfc_p) = { "mout_kpll", "sclk_mpll", };
PNAME(mpll_user_p) = { "fin_pll", "sclk_mpll", }; PNAME(mpll_user_p) = { "fin_pll", "sclk_mpll", };
PNAME(bpll_user_p) = { "fin_pll", "sclk_bpll", }; PNAME(bpll_user_p) = { "fin_pll", "sclk_bpll", };
PNAME(mpll_bpll_p) = { "sclk_mpll_muxed", "sclk_bpll_muxed", }; PNAME(mpll_bpll_p) = { "sclk_mpll_muxed", "sclk_bpll_muxed", };
PNAME(sclk_mpll_bpll_p) = { "sclk_mpll_bpll", "fin_pll", };
PNAME(group2_p) = { "fin_pll", "fin_pll", "none", "none", PNAME(group2_p) = { "fin_pll", "fin_pll", "none", "none",
"none", "none", "sclk_mpll_bpll", "none", "none", "sclk_mpll_bpll",
"none", "none", "sclk_cpll" }; "none", "none", "sclk_cpll" };
static struct samsung_mux_clock exynos5410_mux_clks[] __initdata = { static const struct samsung_mux_clock exynos5410_mux_clks[] __initconst = {
MUX(0, "mout_apll", apll_p, SRC_CPU, 0, 1), MUX(0, "mout_apll", apll_p, SRC_CPU, 0, 1),
MUX(0, "mout_cpu", mout_cpu_p, SRC_CPU, 16, 1), MUX(0, "mout_cpu", mout_cpu_p, SRC_CPU, 16, 1),
...@@ -96,16 +102,20 @@ static struct samsung_mux_clock exynos5410_mux_clks[] __initdata = { ...@@ -96,16 +102,20 @@ static struct samsung_mux_clock exynos5410_mux_clks[] __initdata = {
MUX(0, "mout_mmc0", group2_p, SRC_FSYS, 0, 4), MUX(0, "mout_mmc0", group2_p, SRC_FSYS, 0, 4),
MUX(0, "mout_mmc1", group2_p, SRC_FSYS, 4, 4), MUX(0, "mout_mmc1", group2_p, SRC_FSYS, 4, 4),
MUX(0, "mout_mmc2", group2_p, SRC_FSYS, 8, 4), MUX(0, "mout_mmc2", group2_p, SRC_FSYS, 8, 4),
MUX(0, "mout_usbd300", sclk_mpll_bpll_p, SRC_FSYS, 28, 1),
MUX(0, "mout_usbd301", sclk_mpll_bpll_p, SRC_FSYS, 29, 1),
MUX(0, "mout_uart0", group2_p, SRC_PERIC0, 0, 4), MUX(0, "mout_uart0", group2_p, SRC_PERIC0, 0, 4),
MUX(0, "mout_uart1", group2_p, SRC_PERIC0, 4, 4), MUX(0, "mout_uart1", group2_p, SRC_PERIC0, 4, 4),
MUX(0, "mout_uart2", group2_p, SRC_PERIC0, 8, 4), MUX(0, "mout_uart2", group2_p, SRC_PERIC0, 8, 4),
MUX(0, "mout_uart3", group2_p, SRC_PERIC0, 12, 4),
MUX(0, "mout_pwm", group2_p, SRC_PERIC0, 24, 4),
MUX(0, "mout_aclk200", mpll_bpll_p, SRC_TOP0, 12, 1), MUX(0, "mout_aclk200", mpll_bpll_p, SRC_TOP0, 12, 1),
MUX(0, "mout_aclk400", mpll_bpll_p, SRC_TOP0, 20, 1), MUX(0, "mout_aclk400", mpll_bpll_p, SRC_TOP0, 20, 1),
}; };
static struct samsung_div_clock exynos5410_div_clks[] __initdata = { static const struct samsung_div_clock exynos5410_div_clks[] __initconst = {
DIV(0, "div_arm", "mout_cpu", DIV_CPU0, 0, 3), DIV(0, "div_arm", "mout_cpu", DIV_CPU0, 0, 3),
DIV(0, "div_arm2", "div_arm", DIV_CPU0, 28, 3), DIV(0, "div_arm2", "div_arm", DIV_CPU0, 28, 3),
...@@ -121,6 +131,11 @@ static struct samsung_div_clock exynos5410_div_clks[] __initdata = { ...@@ -121,6 +131,11 @@ static struct samsung_div_clock exynos5410_div_clks[] __initdata = {
DIV(0, "aclk66_pre", "sclk_mpll_muxed", DIV_TOP1, 24, 3), DIV(0, "aclk66_pre", "sclk_mpll_muxed", DIV_TOP1, 24, 3),
DIV(0, "aclk66", "aclk66_pre", DIV_TOP0, 0, 3), DIV(0, "aclk66", "aclk66_pre", DIV_TOP0, 0, 3),
DIV(0, "dout_usbphy300", "mout_usbd300", DIV_FSYS0, 16, 4),
DIV(0, "dout_usbphy301", "mout_usbd301", DIV_FSYS0, 20, 4),
DIV(0, "dout_usbd300", "mout_usbd300", DIV_FSYS0, 24, 4),
DIV(0, "dout_usbd301", "mout_usbd301", DIV_FSYS0, 28, 4),
DIV(0, "div_mmc0", "mout_mmc0", DIV_FSYS1, 0, 4), DIV(0, "div_mmc0", "mout_mmc0", DIV_FSYS1, 0, 4),
DIV(0, "div_mmc1", "mout_mmc1", DIV_FSYS1, 16, 4), DIV(0, "div_mmc1", "mout_mmc1", DIV_FSYS1, 16, 4),
DIV(0, "div_mmc2", "mout_mmc2", DIV_FSYS2, 0, 4), DIV(0, "div_mmc2", "mout_mmc2", DIV_FSYS2, 0, 4),
...@@ -137,12 +152,19 @@ static struct samsung_div_clock exynos5410_div_clks[] __initdata = { ...@@ -137,12 +152,19 @@ static struct samsung_div_clock exynos5410_div_clks[] __initdata = {
DIV(0, "div_uart2", "mout_uart2", DIV_PERIC0, 8, 4), DIV(0, "div_uart2", "mout_uart2", DIV_PERIC0, 8, 4),
DIV(0, "div_uart3", "mout_uart3", DIV_PERIC0, 12, 4), DIV(0, "div_uart3", "mout_uart3", DIV_PERIC0, 12, 4),
DIV(0, "dout_pwm", "mout_pwm", DIV_PERIC3, 0, 4),
DIV(0, "aclk200", "mout_aclk200", DIV_TOP0, 12, 3), DIV(0, "aclk200", "mout_aclk200", DIV_TOP0, 12, 3),
DIV(0, "aclk266", "mpll_user_p", DIV_TOP0, 16, 3),
DIV(0, "aclk400", "mout_aclk400", DIV_TOP0, 24, 3), DIV(0, "aclk400", "mout_aclk400", DIV_TOP0, 24, 3),
}; };
static struct samsung_gate_clock exynos5410_gate_clks[] __initdata = { static const struct samsung_gate_clock exynos5410_gate_clks[] __initconst = {
GATE(CLK_SSS, "sss", "aclk266", GATE_IP_G2D, 2, 0, 0),
GATE(CLK_MCT, "mct", "aclk66", GATE_IP_PERIS, 18, 0, 0), GATE(CLK_MCT, "mct", "aclk66", GATE_IP_PERIS, 18, 0, 0),
GATE(CLK_WDT, "wdt", "aclk66", GATE_IP_PERIS, 19, 0, 0),
GATE(CLK_RTC, "rtc", "aclk66", GATE_IP_PERIS, 20, 0, 0),
GATE(CLK_TMU, "tmu", "aclk66", GATE_IP_PERIS, 21, 0, 0),
GATE(CLK_SCLK_MMC0, "sclk_mmc0", "div_mmc_pre0", GATE(CLK_SCLK_MMC0, "sclk_mmc0", "div_mmc_pre0",
SRC_MASK_FSYS, 0, CLK_SET_RATE_PARENT, 0), SRC_MASK_FSYS, 0, CLK_SET_RATE_PARENT, 0),
...@@ -155,9 +177,31 @@ static struct samsung_gate_clock exynos5410_gate_clks[] __initdata = { ...@@ -155,9 +177,31 @@ static struct samsung_gate_clock exynos5410_gate_clks[] __initdata = {
GATE(CLK_MMC1, "sdmmc1", "aclk200", GATE_BUS_FSYS0, 13, 0, 0), GATE(CLK_MMC1, "sdmmc1", "aclk200", GATE_BUS_FSYS0, 13, 0, 0),
GATE(CLK_MMC2, "sdmmc2", "aclk200", GATE_BUS_FSYS0, 14, 0, 0), GATE(CLK_MMC2, "sdmmc2", "aclk200", GATE_BUS_FSYS0, 14, 0, 0),
GATE(CLK_SCLK_USBPHY301, "sclk_usbphy301", "dout_usbphy301",
GATE_TOP_SCLK_FSYS, 7, CLK_SET_RATE_PARENT, 0),
GATE(CLK_SCLK_USBPHY300, "sclk_usbphy300", "dout_usbphy300",
GATE_TOP_SCLK_FSYS, 8, CLK_SET_RATE_PARENT, 0),
GATE(CLK_SCLK_USBD300, "sclk_usbd300", "dout_usbd300",
GATE_TOP_SCLK_FSYS, 9, CLK_SET_RATE_PARENT, 0),
GATE(CLK_SCLK_USBD301, "sclk_usbd301", "dout_usbd301",
GATE_TOP_SCLK_FSYS, 10, CLK_SET_RATE_PARENT, 0),
GATE(CLK_SCLK_PWM, "sclk_pwm", "dout_pwm",
GATE_TOP_SCLK_PERIC, 11, CLK_SET_RATE_PARENT, 0),
GATE(CLK_UART0, "uart0", "aclk66", GATE_IP_PERIC, 0, 0, 0), GATE(CLK_UART0, "uart0", "aclk66", GATE_IP_PERIC, 0, 0, 0),
GATE(CLK_UART1, "uart1", "aclk66", GATE_IP_PERIC, 1, 0, 0), GATE(CLK_UART1, "uart1", "aclk66", GATE_IP_PERIC, 1, 0, 0),
GATE(CLK_UART2, "uart2", "aclk66", GATE_IP_PERIC, 2, 0, 0), GATE(CLK_UART2, "uart2", "aclk66", GATE_IP_PERIC, 2, 0, 0),
GATE(CLK_UART3, "uart3", "aclk66", GATE_IP_PERIC, 3, 0, 0),
GATE(CLK_I2C0, "i2c0", "aclk66", GATE_IP_PERIC, 6, 0, 0),
GATE(CLK_I2C1, "i2c1", "aclk66", GATE_IP_PERIC, 7, 0, 0),
GATE(CLK_I2C2, "i2c2", "aclk66", GATE_IP_PERIC, 8, 0, 0),
GATE(CLK_I2C3, "i2c3", "aclk66", GATE_IP_PERIC, 9, 0, 0),
GATE(CLK_USI0, "usi0", "aclk66", GATE_IP_PERIC, 10, 0, 0),
GATE(CLK_USI1, "usi1", "aclk66", GATE_IP_PERIC, 11, 0, 0),
GATE(CLK_USI2, "usi2", "aclk66", GATE_IP_PERIC, 12, 0, 0),
GATE(CLK_USI3, "usi3", "aclk66", GATE_IP_PERIC, 13, 0, 0),
GATE(CLK_PWM, "pwm", "aclk66", GATE_IP_PERIC, 24, 0, 0),
GATE(CLK_SCLK_UART0, "sclk_uart0", "div_uart0", GATE(CLK_SCLK_UART0, "sclk_uart0", "div_uart0",
SRC_MASK_PERIC0, 0, CLK_SET_RATE_PARENT, 0), SRC_MASK_PERIC0, 0, CLK_SET_RATE_PARENT, 0),
...@@ -165,9 +209,15 @@ static struct samsung_gate_clock exynos5410_gate_clks[] __initdata = { ...@@ -165,9 +209,15 @@ static struct samsung_gate_clock exynos5410_gate_clks[] __initdata = {
SRC_MASK_PERIC0, 4, CLK_SET_RATE_PARENT, 0), SRC_MASK_PERIC0, 4, CLK_SET_RATE_PARENT, 0),
GATE(CLK_SCLK_UART2, "sclk_uart2", "div_uart2", GATE(CLK_SCLK_UART2, "sclk_uart2", "div_uart2",
SRC_MASK_PERIC0, 8, CLK_SET_RATE_PARENT, 0), SRC_MASK_PERIC0, 8, CLK_SET_RATE_PARENT, 0),
GATE(CLK_SCLK_UART3, "sclk_uart3", "div_uart3",
SRC_MASK_PERIC0, 12, CLK_SET_RATE_PARENT, 0),
GATE(CLK_USBH20, "usbh20", "aclk200_fsys", GATE_IP_FSYS, 18, 0, 0),
GATE(CLK_USBD300, "usbd300", "aclk200_fsys", GATE_IP_FSYS, 19, 0, 0),
GATE(CLK_USBD301, "usbd301", "aclk200_fsys", GATE_IP_FSYS, 20, 0, 0),
}; };
static struct samsung_pll_clock exynos5410_plls[nr_plls] __initdata = { static const struct samsung_pll_clock exynos5410_plls[nr_plls] __initconst = {
[apll] = PLL(pll_35xx, CLK_FOUT_APLL, "fout_apll", "fin_pll", APLL_LOCK, [apll] = PLL(pll_35xx, CLK_FOUT_APLL, "fout_apll", "fin_pll", APLL_LOCK,
APLL_CON0, NULL), APLL_CON0, NULL),
[cpll] = PLL(pll_35xx, CLK_FOUT_CPLL, "fout_cpll", "fin_pll", CPLL_LOCK, [cpll] = PLL(pll_35xx, CLK_FOUT_CPLL, "fout_cpll", "fin_pll", CPLL_LOCK,
......
drivers/clk/samsung/clk-exynos5420.c
View file @ b6f4f1f2
...@@ -160,7 +160,7 @@ static struct samsung_clk_reg_dump *exynos5800_save; ...@@ -160,7 +160,7 @@ static struct samsung_clk_reg_dump *exynos5800_save;
* list of controller registers to be saved and restored during a * list of controller registers to be saved and restored during a
* suspend/resume cycle. * suspend/resume cycle.
*/ */
static unsigned long exynos5x_clk_regs[] __initdata = { static const unsigned long exynos5x_clk_regs[] __initconst = {
SRC_CPU, SRC_CPU,
DIV_CPU0, DIV_CPU0,
DIV_CPU1, DIV_CPU1,
...@@ -248,7 +248,7 @@ static unsigned long exynos5x_clk_regs[] __initdata = { ...@@ -248,7 +248,7 @@ static unsigned long exynos5x_clk_regs[] __initdata = {
DIV_KFC0, DIV_KFC0,
}; };
static unsigned long exynos5800_clk_regs[] __initdata = { static const unsigned long exynos5800_clk_regs[] __initconst = {
SRC_TOP8, SRC_TOP8,
SRC_TOP9, SRC_TOP9,
SRC_CAM, SRC_CAM,
...@@ -306,7 +306,7 @@ static struct syscore_ops exynos5420_clk_syscore_ops = { ...@@ -306,7 +306,7 @@ static struct syscore_ops exynos5420_clk_syscore_ops = {
.resume = exynos5420_clk_resume, .resume = exynos5420_clk_resume,
}; };
static void exynos5420_clk_sleep_init(void) static void __init exynos5420_clk_sleep_init(void)
{ {
exynos5x_save = samsung_clk_alloc_reg_dump(exynos5x_clk_regs, exynos5x_save = samsung_clk_alloc_reg_dump(exynos5x_clk_regs,
ARRAY_SIZE(exynos5x_clk_regs)); ARRAY_SIZE(exynos5x_clk_regs));
...@@ -333,7 +333,7 @@ static void exynos5420_clk_sleep_init(void) ...@@ -333,7 +333,7 @@ static void exynos5420_clk_sleep_init(void)
return; return;
} }
#else #else
static void exynos5420_clk_sleep_init(void) {} static void __init exynos5420_clk_sleep_init(void) {}
#endif #endif
/* list of all parent clocks */ /* list of all parent clocks */
...@@ -484,7 +484,7 @@ static struct samsung_fixed_rate_clock ...@@ -484,7 +484,7 @@ static struct samsung_fixed_rate_clock
}; };
/* fixed rate clocks generated inside the soc */ /* fixed rate clocks generated inside the soc */
static struct samsung_fixed_rate_clock exynos5x_fixed_rate_clks[] __initdata = { static const struct samsung_fixed_rate_clock exynos5x_fixed_rate_clks[] __initconst = {
FRATE(CLK_SCLK_HDMIPHY, "sclk_hdmiphy", NULL, 0, 24000000), FRATE(CLK_SCLK_HDMIPHY, "sclk_hdmiphy", NULL, 0, 24000000),
FRATE(0, "sclk_pwi", NULL, 0, 24000000), FRATE(0, "sclk_pwi", NULL, 0, 24000000),
FRATE(0, "sclk_usbh20", NULL, 0, 48000000), FRATE(0, "sclk_usbh20", NULL, 0, 48000000),
...@@ -492,19 +492,19 @@ static struct samsung_fixed_rate_clock exynos5x_fixed_rate_clks[] __initdata = { ...@@ -492,19 +492,19 @@ static struct samsung_fixed_rate_clock exynos5x_fixed_rate_clks[] __initdata = {
FRATE(0, "sclk_usbh20_scan_clk", NULL, 0, 480000000), FRATE(0, "sclk_usbh20_scan_clk", NULL, 0, 480000000),
}; };
static struct samsung_fixed_factor_clock static const struct samsung_fixed_factor_clock
exynos5x_fixed_factor_clks[] __initdata = { exynos5x_fixed_factor_clks[] __initconst = {
FFACTOR(0, "ff_hsic_12m", "fin_pll", 1, 2, 0), FFACTOR(0, "ff_hsic_12m", "fin_pll", 1, 2, 0),
FFACTOR(0, "ff_sw_aclk66", "mout_sw_aclk66", 1, 2, 0), FFACTOR(0, "ff_sw_aclk66", "mout_sw_aclk66", 1, 2, 0),
}; };
static struct samsung_fixed_factor_clock static const struct samsung_fixed_factor_clock
exynos5800_fixed_factor_clks[] __initdata = { exynos5800_fixed_factor_clks[] __initconst = {
FFACTOR(0, "ff_dout_epll2", "mout_sclk_epll", 1, 2, 0), FFACTOR(0, "ff_dout_epll2", "mout_sclk_epll", 1, 2, 0),
FFACTOR(0, "ff_dout_spll2", "mout_sclk_spll", 1, 2, 0), FFACTOR(0, "ff_dout_spll2", "mout_sclk_spll", 1, 2, 0),
}; };
static struct samsung_mux_clock exynos5800_mux_clks[] __initdata = { static const struct samsung_mux_clock exynos5800_mux_clks[] __initconst = {
MUX(0, "mout_aclk400_isp", mout_group3_5800_p, SRC_TOP0, 0, 3), MUX(0, "mout_aclk400_isp", mout_group3_5800_p, SRC_TOP0, 0, 3),
MUX(0, "mout_aclk400_mscl", mout_group3_5800_p, SRC_TOP0, 4, 3), MUX(0, "mout_aclk400_mscl", mout_group3_5800_p, SRC_TOP0, 4, 3),
MUX(0, "mout_aclk400_wcore", mout_group2_5800_p, SRC_TOP0, 16, 3), MUX(0, "mout_aclk400_wcore", mout_group2_5800_p, SRC_TOP0, 16, 3),
...@@ -553,7 +553,7 @@ static struct samsung_mux_clock exynos5800_mux_clks[] __initdata = { ...@@ -553,7 +553,7 @@ static struct samsung_mux_clock exynos5800_mux_clks[] __initdata = {
MUX(0, "mout_fimd1", mout_group2_p, SRC_DISP10, 4, 3), MUX(0, "mout_fimd1", mout_group2_p, SRC_DISP10, 4, 3),
}; };
static struct samsung_div_clock exynos5800_div_clks[] __initdata = { static const struct samsung_div_clock exynos5800_div_clks[] __initconst = {
DIV(CLK_DOUT_ACLK400_WCORE, "dout_aclk400_wcore", DIV(CLK_DOUT_ACLK400_WCORE, "dout_aclk400_wcore",
"mout_aclk400_wcore", DIV_TOP0, 16, 3), "mout_aclk400_wcore", DIV_TOP0, 16, 3),
DIV(0, "dout_aclk550_cam", "mout_aclk550_cam", DIV(0, "dout_aclk550_cam", "mout_aclk550_cam",
...@@ -569,14 +569,14 @@ static struct samsung_div_clock exynos5800_div_clks[] __initdata = { ...@@ -569,14 +569,14 @@ static struct samsung_div_clock exynos5800_div_clks[] __initdata = {
DIV(0, "dout_sclk_sw", "sclk_spll", DIV_TOP9, 24, 6), DIV(0, "dout_sclk_sw", "sclk_spll", DIV_TOP9, 24, 6),
}; };
static struct samsung_gate_clock exynos5800_gate_clks[] __initdata = { static const struct samsung_gate_clock exynos5800_gate_clks[] __initconst = {
GATE(CLK_ACLK550_CAM, "aclk550_cam", "mout_user_aclk550_cam", GATE(CLK_ACLK550_CAM, "aclk550_cam", "mout_user_aclk550_cam",
GATE_BUS_TOP, 24, 0, 0), GATE_BUS_TOP, 24, 0, 0),
GATE(CLK_ACLK432_SCALER, "aclk432_scaler", "mout_user_aclk432_scaler", GATE(CLK_ACLK432_SCALER, "aclk432_scaler", "mout_user_aclk432_scaler",
GATE_BUS_TOP, 27, 0, 0), GATE_BUS_TOP, 27, 0, 0),
}; };
static struct samsung_mux_clock exynos5420_mux_clks[] __initdata = { static const struct samsung_mux_clock exynos5420_mux_clks[] __initconst = {
MUX(0, "sclk_bpll", mout_bpll_p, TOP_SPARE2, 0, 1), MUX(0, "sclk_bpll", mout_bpll_p, TOP_SPARE2, 0, 1),
MUX(0, "mout_aclk400_wcore_bpll", mout_aclk400_wcore_bpll_p, MUX(0, "mout_aclk400_wcore_bpll", mout_aclk400_wcore_bpll_p,
TOP_SPARE2, 4, 1), TOP_SPARE2, 4, 1),
...@@ -606,12 +606,12 @@ static struct samsung_mux_clock exynos5420_mux_clks[] __initdata = { ...@@ -606,12 +606,12 @@ static struct samsung_mux_clock exynos5420_mux_clks[] __initdata = {
MUX(0, "mout_fimd1", mout_group3_p, SRC_DISP10, 4, 1), MUX(0, "mout_fimd1", mout_group3_p, SRC_DISP10, 4, 1),
}; };
static struct samsung_div_clock exynos5420_div_clks[] __initdata = { static const struct samsung_div_clock exynos5420_div_clks[] __initconst = {
DIV(CLK_DOUT_ACLK400_WCORE, "dout_aclk400_wcore", DIV(CLK_DOUT_ACLK400_WCORE, "dout_aclk400_wcore",
"mout_aclk400_wcore_bpll", DIV_TOP0, 16, 3), "mout_aclk400_wcore_bpll", DIV_TOP0, 16, 3),
}; };
static struct samsung_mux_clock exynos5x_mux_clks[] __initdata = { static const struct samsung_mux_clock exynos5x_mux_clks[] __initconst = {
MUX(0, "mout_user_pclk66_gpio", mout_user_pclk66_gpio_p, MUX(0, "mout_user_pclk66_gpio", mout_user_pclk66_gpio_p,
SRC_TOP7, 4, 1), SRC_TOP7, 4, 1),
MUX(0, "mout_mspll_kfc", mout_mspll_cpu_p, SRC_TOP7, 8, 2), MUX(0, "mout_mspll_kfc", mout_mspll_cpu_p, SRC_TOP7, 8, 2),
...@@ -778,7 +778,7 @@ static struct samsung_mux_clock exynos5x_mux_clks[] __initdata = { ...@@ -778,7 +778,7 @@ static struct samsung_mux_clock exynos5x_mux_clks[] __initdata = {
MUX(0, "mout_isp_sensor", mout_group2_p, SRC_ISP, 28, 3), MUX(0, "mout_isp_sensor", mout_group2_p, SRC_ISP, 28, 3),
}; };
static struct samsung_div_clock exynos5x_div_clks[] __initdata = { static const struct samsung_div_clock exynos5x_div_clks[] __initconst = {
DIV(0, "div_arm", "mout_cpu", DIV_CPU0, 0, 3), DIV(0, "div_arm", "mout_cpu", DIV_CPU0, 0, 3),
DIV(0, "sclk_apll", "mout_apll", DIV_CPU0, 24, 3), DIV(0, "sclk_apll", "mout_apll", DIV_CPU0, 24, 3),
DIV(0, "armclk2", "div_arm", DIV_CPU0, 28, 3), DIV(0, "armclk2", "div_arm", DIV_CPU0, 28, 3),
...@@ -911,7 +911,7 @@ static struct samsung_div_clock exynos5x_div_clks[] __initdata = { ...@@ -911,7 +911,7 @@ static struct samsung_div_clock exynos5x_div_clks[] __initdata = {
CLK_SET_RATE_PARENT, 0), CLK_SET_RATE_PARENT, 0),
}; };
static struct samsung_gate_clock exynos5x_gate_clks[] __initdata = { static const struct samsung_gate_clock exynos5x_gate_clks[] __initconst = {
/* G2D */ /* G2D */
GATE(CLK_MDMA0, "mdma0", "aclk266_g2d", GATE_IP_G2D, 1, 0, 0), GATE(CLK_MDMA0, "mdma0", "aclk266_g2d", GATE_IP_G2D, 1, 0, 0),
GATE(CLK_SSS, "sss", "aclk266_g2d", GATE_IP_G2D, 2, 0, 0), GATE(CLK_SSS, "sss", "aclk266_g2d", GATE_IP_G2D, 2, 0, 0),
...@@ -946,7 +946,7 @@ static struct samsung_gate_clock exynos5x_gate_clks[] __initdata = { ...@@ -946,7 +946,7 @@ static struct samsung_gate_clock exynos5x_gate_clks[] __initdata = {
GATE_BUS_TOP, 13, 0, 0), GATE_BUS_TOP, 13, 0, 0),
GATE(0, "aclk166", "mout_user_aclk166", GATE(0, "aclk166", "mout_user_aclk166",
GATE_BUS_TOP, 14, CLK_IGNORE_UNUSED, 0), GATE_BUS_TOP, 14, CLK_IGNORE_UNUSED, 0),
GATE(0, "aclk333", "mout_user_aclk333", GATE(CLK_ACLK333, "aclk333", "mout_user_aclk333",
GATE_BUS_TOP, 15, CLK_IGNORE_UNUSED, 0), GATE_BUS_TOP, 15, CLK_IGNORE_UNUSED, 0),
GATE(0, "aclk400_isp", "mout_user_aclk400_isp", GATE(0, "aclk400_isp", "mout_user_aclk400_isp",
GATE_BUS_TOP, 16, 0, 0), GATE_BUS_TOP, 16, 0, 0),
...@@ -1219,7 +1219,7 @@ static struct samsung_gate_clock exynos5x_gate_clks[] __initdata = { ...@@ -1219,7 +1219,7 @@ static struct samsung_gate_clock exynos5x_gate_clks[] __initdata = {
GATE(CLK_G3D, "g3d", "mout_user_aclk_g3d", GATE_IP_G3D, 9, 0, 0), GATE(CLK_G3D, "g3d", "mout_user_aclk_g3d", GATE_IP_G3D, 9, 0, 0),
}; };
static const struct samsung_pll_rate_table exynos5420_pll2550x_24mhz_tbl[] = { static const struct samsung_pll_rate_table exynos5420_pll2550x_24mhz_tbl[] __initconst = {
PLL_35XX_RATE(2000000000, 250, 3, 0), PLL_35XX_RATE(2000000000, 250, 3, 0),
PLL_35XX_RATE(1900000000, 475, 6, 0), PLL_35XX_RATE(1900000000, 475, 6, 0),
PLL_35XX_RATE(1800000000, 225, 3, 0), PLL_35XX_RATE(1800000000, 225, 3, 0),
...@@ -1356,8 +1356,6 @@ static void __init exynos5x_clk_init(struct device_node *np, ...@@ -1356,8 +1356,6 @@ static void __init exynos5x_clk_init(struct device_node *np,
exynos5x_soc = soc; exynos5x_soc = soc;
ctx = samsung_clk_init(np, reg_base, CLK_NR_CLKS); ctx = samsung_clk_init(np, reg_base, CLK_NR_CLKS);
if (!ctx)
panic("%s: unable to allocate context.\n", __func__);
samsung_clk_of_register_fixed_ext(ctx, exynos5x_fixed_rate_ext_clks, samsung_clk_of_register_fixed_ext(ctx, exynos5x_fixed_rate_ext_clks,
ARRAY_SIZE(exynos5x_fixed_rate_ext_clks), ARRAY_SIZE(exynos5x_fixed_rate_ext_clks),
......
drivers/clk/samsung/clk-exynos5433.c
View file @ b6f4f1f2
This diff is collapsed.
drivers/clk/samsung/clk-exynos5440.c
View file @ b6f4f1f2
...@@ -35,7 +35,7 @@ static struct samsung_fixed_rate_clock exynos5440_fixed_rate_ext_clks[] __initda ...@@ -35,7 +35,7 @@ static struct samsung_fixed_rate_clock exynos5440_fixed_rate_ext_clks[] __initda
}; };
/* fixed rate clocks */ /* fixed rate clocks */
static struct samsung_fixed_rate_clock exynos5440_fixed_rate_clks[] __initdata = { static const struct samsung_fixed_rate_clock exynos5440_fixed_rate_clks[] __initconst = {
FRATE(0, "ppll", NULL, 0, 1000000000), FRATE(0, "ppll", NULL, 0, 1000000000),
FRATE(0, "usb_phy0", NULL, 0, 60000000), FRATE(0, "usb_phy0", NULL, 0, 60000000),
FRATE(0, "usb_phy1", NULL, 0, 60000000), FRATE(0, "usb_phy1", NULL, 0, 60000000),
...@@ -44,26 +44,26 @@ static struct samsung_fixed_rate_clock exynos5440_fixed_rate_clks[] __initdata = ...@@ -44,26 +44,26 @@ static struct samsung_fixed_rate_clock exynos5440_fixed_rate_clks[] __initdata =
}; };
/* fixed factor clocks */ /* fixed factor clocks */
static struct samsung_fixed_factor_clock exynos5440_fixed_factor_clks[] __initdata = { static const struct samsung_fixed_factor_clock exynos5440_fixed_factor_clks[] __initconst = {
FFACTOR(0, "div250", "ppll", 1, 4, 0), FFACTOR(0, "div250", "ppll", 1, 4, 0),
FFACTOR(0, "div200", "ppll", 1, 5, 0), FFACTOR(0, "div200", "ppll", 1, 5, 0),
FFACTOR(0, "div125", "div250", 1, 2, 0), FFACTOR(0, "div125", "div250", 1, 2, 0),
}; };
/* mux clocks */ /* mux clocks */
static struct samsung_mux_clock exynos5440_mux_clks[] __initdata = { static const struct samsung_mux_clock exynos5440_mux_clks[] __initconst = {
MUX(0, "mout_spi", mout_spi_p, MISC_DOUT1, 5, 1), MUX(0, "mout_spi", mout_spi_p, MISC_DOUT1, 5, 1),
MUX_A(CLK_ARM_CLK, "arm_clk", mout_armclk_p, MUX_A(CLK_ARM_CLK, "arm_clk", mout_armclk_p,
CPU_CLK_STATUS, 0, 1, "armclk"), CPU_CLK_STATUS, 0, 1, "armclk"),
}; };
/* divider clocks */ /* divider clocks */
static struct samsung_div_clock exynos5440_div_clks[] __initdata = { static const struct samsung_div_clock exynos5440_div_clks[] __initconst = {
DIV(CLK_SPI_BAUD, "div_spi", "mout_spi", MISC_DOUT1, 3, 2), DIV(CLK_SPI_BAUD, "div_spi", "mout_spi", MISC_DOUT1, 3, 2),
}; };
/* gate clocks */ /* gate clocks */
static struct samsung_gate_clock exynos5440_gate_clks[] __initdata = { static const struct samsung_gate_clock exynos5440_gate_clks[] __initconst = {
GATE(CLK_PB0_250, "pb0_250", "div250", CLKEN_OV_VAL, 3, 0, 0), GATE(CLK_PB0_250, "pb0_250", "div250", CLKEN_OV_VAL, 3, 0, 0),
GATE(CLK_PR0_250, "pr0_250", "div250", CLKEN_OV_VAL, 4, 0, 0), GATE(CLK_PR0_250, "pr0_250", "div250", CLKEN_OV_VAL, 4, 0, 0),
GATE(CLK_PR1_250, "pr1_250", "div250", CLKEN_OV_VAL, 5, 0, 0), GATE(CLK_PR1_250, "pr1_250", "div250", CLKEN_OV_VAL, 5, 0, 0),
...@@ -125,8 +125,6 @@ static void __init exynos5440_clk_init(struct device_node *np) ...@@ -125,8 +125,6 @@ static void __init exynos5440_clk_init(struct device_node *np)
} }
ctx = samsung_clk_init(np, reg_base, CLK_NR_CLKS); ctx = samsung_clk_init(np, reg_base, CLK_NR_CLKS);
if (!ctx)
panic("%s: unable to allocate context.\n", __func__);
samsung_clk_of_register_fixed_ext(ctx, exynos5440_fixed_rate_ext_clks, samsung_clk_of_register_fixed_ext(ctx, exynos5440_fixed_rate_ext_clks,
ARRAY_SIZE(exynos5440_fixed_rate_ext_clks), ext_clk_match); ARRAY_SIZE(exynos5440_fixed_rate_ext_clks), ext_clk_match);
......
drivers/clk/samsung/clk-exynos7.c
View file @ b6f4f1f2
This diff is collapsed.
drivers/clk/samsung/clk-pll.c
View file @ b6f4f1f2
This diff is collapsed.
drivers/clk/samsung/clk-s3c2410-dclk.c
View file @ b6f4f1f2
...@@ -428,8 +428,9 @@ MODULE_DEVICE_TABLE(platform, s3c24xx_dclk_driver_ids); ...@@ -428,8 +428,9 @@ MODULE_DEVICE_TABLE(platform, s3c24xx_dclk_driver_ids);
static struct platform_driver s3c24xx_dclk_driver = { static struct platform_driver s3c24xx_dclk_driver = {
.driver = { .driver = {
.name = "s3c24xx-dclk", .name = "s3c24xx-dclk",
.pm = &s3c24xx_dclk_pm_ops, .pm = &s3c24xx_dclk_pm_ops,
.suppress_bind_attrs = true,
}, },
.probe = s3c24xx_dclk_probe, .probe = s3c24xx_dclk_probe,
.remove = s3c24xx_dclk_remove, .remove = s3c24xx_dclk_remove,
......
drivers/clk/samsung/clk-s3c2410.c
View file @ b6f4f1f2
...@@ -374,8 +374,6 @@ void __init s3c2410_common_clk_init(struct device_node *np, unsigned long xti_f, ...@@ -374,8 +374,6 @@ void __init s3c2410_common_clk_init(struct device_node *np, unsigned long xti_f,
} }
ctx = samsung_clk_init(np, reg_base, NR_CLKS); ctx = samsung_clk_init(np, reg_base, NR_CLKS);
if (!ctx)
panic("%s: unable to allocate context.\n", __func__);
/* Register external clocks only in non-dt cases */ /* Register external clocks only in non-dt cases */
if (!np) if (!np)
......
drivers/clk/samsung/clk-s3c2412.c
View file @ b6f4f1f2
...@@ -265,8 +265,6 @@ void __init s3c2412_common_clk_init(struct device_node *np, unsigned long xti_f, ...@@ -265,8 +265,6 @@ void __init s3c2412_common_clk_init(struct device_node *np, unsigned long xti_f,
} }
ctx = samsung_clk_init(np, reg_base, NR_CLKS); ctx = samsung_clk_init(np, reg_base, NR_CLKS);
if (!ctx)
panic("%s: unable to allocate context.\n", __func__);
/* Register external clocks only in non-dt cases */ /* Register external clocks only in non-dt cases */
if (!np) if (!np)
......
drivers/clk/samsung/clk-s3c2443.c
View file @ b6f4f1f2
...@@ -400,8 +400,6 @@ void __init s3c2443_common_clk_init(struct device_node *np, unsigned long xti_f, ...@@ -400,8 +400,6 @@ void __init s3c2443_common_clk_init(struct device_node *np, unsigned long xti_f,
} }
ctx = samsung_clk_init(np, reg_base, NR_CLKS); ctx = samsung_clk_init(np, reg_base, NR_CLKS);
if (!ctx)
panic("%s: unable to allocate context.\n", __func__);
/* Register external clocks only in non-dt cases */ /* Register external clocks only in non-dt cases */
if (!np) if (!np)
......
drivers/clk/samsung/clk-s3c64xx.c
View file @ b6f4f1f2
...@@ -471,8 +471,6 @@ void __init s3c64xx_clk_init(struct device_node *np, unsigned long xtal_f, ...@@ -471,8 +471,6 @@ void __init s3c64xx_clk_init(struct device_node *np, unsigned long xtal_f,
} }
ctx = samsung_clk_init(np, reg_base, NR_CLKS); ctx = samsung_clk_init(np, reg_base, NR_CLKS);
if (!ctx)
panic("%s: unable to allocate context.\n", __func__);
/* Register external clocks. */ /* Register external clocks. */
if (!np) if (!np)
......
drivers/clk/samsung/clk-s5pv210.c
View file @ b6f4f1f2
...@@ -784,8 +784,6 @@ static void __init __s5pv210_clk_init(struct device_node *np, ...@@ -784,8 +784,6 @@ static void __init __s5pv210_clk_init(struct device_node *np,
struct samsung_clk_provider *ctx; struct samsung_clk_provider *ctx;
ctx = samsung_clk_init(np, reg_base, NR_CLKS); ctx = samsung_clk_init(np, reg_base, NR_CLKS);
if (!ctx)
panic("%s: unable to allocate context.\n", __func__);
samsung_clk_register_mux(ctx, early_mux_clks, samsung_clk_register_mux(ctx, early_mux_clks,
ARRAY_SIZE(early_mux_clks)); ARRAY_SIZE(early_mux_clks));
......
drivers/clk/samsung/clk.c
View file @ b6f4f1f2
...@@ -346,9 +346,9 @@ static struct syscore_ops samsung_clk_syscore_ops = { ...@@ -346,9 +346,9 @@ static struct syscore_ops samsung_clk_syscore_ops = {
.resume = samsung_clk_resume, .resume = samsung_clk_resume,
}; };
static void samsung_clk_sleep_init(void __iomem *reg_base, void samsung_clk_sleep_init(void __iomem *reg_base,
const unsigned long *rdump, const unsigned long *rdump,
unsigned long nr_rdump) unsigned long nr_rdump)
{ {
struct samsung_clock_reg_cache *reg_cache; struct samsung_clock_reg_cache *reg_cache;
...@@ -370,9 +370,9 @@ static void samsung_clk_sleep_init(void __iomem *reg_base, ...@@ -370,9 +370,9 @@ static void samsung_clk_sleep_init(void __iomem *reg_base,
} }
#else #else
static void samsung_clk_sleep_init(void __iomem *reg_base, void samsung_clk_sleep_init(void __iomem *reg_base,
const unsigned long *rdump, const unsigned long *rdump,
unsigned long nr_rdump) {} unsigned long nr_rdump) {}
#endif #endif
/* /*
...@@ -381,7 +381,7 @@ static void samsung_clk_sleep_init(void __iomem *reg_base, ...@@ -381,7 +381,7 @@ static void samsung_clk_sleep_init(void __iomem *reg_base,
*/ */
struct samsung_clk_provider * __init samsung_cmu_register_one( struct samsung_clk_provider * __init samsung_cmu_register_one(
struct device_node *np, struct device_node *np,
struct samsung_cmu_info *cmu) const struct samsung_cmu_info *cmu)
{ {
void __iomem *reg_base; void __iomem *reg_base;
struct samsung_clk_provider *ctx; struct samsung_clk_provider *ctx;
......
drivers/clk/samsung/clk.h
View file @ b6f4f1f2
...@@ -261,7 +261,7 @@ struct samsung_gate_clock { ...@@ -261,7 +261,7 @@ struct samsung_gate_clock {
#define GATE_DA(_id, dname, cname, pname, o, b, f, gf, a) \ #define GATE_DA(_id, dname, cname, pname, o, b, f, gf, a) \
__GATE(_id, dname, cname, pname, o, b, f, gf, a) __GATE(_id, dname, cname, pname, o, b, f, gf, a)
#define PNAME(x) static const char *x[] __initdata #define PNAME(x) static const char * const x[] __initconst
/** /**
* struct samsung_clk_reg_dump: register dump of clock controller registers. * struct samsung_clk_reg_dump: register dump of clock controller registers.
...@@ -330,28 +330,28 @@ struct samsung_clock_reg_cache { ...@@ -330,28 +330,28 @@ struct samsung_clock_reg_cache {
struct samsung_cmu_info { struct samsung_cmu_info {
/* list of pll clocks and respective count */ /* list of pll clocks and respective count */
struct samsung_pll_clock *pll_clks; const struct samsung_pll_clock *pll_clks;
unsigned int nr_pll_clks; unsigned int nr_pll_clks;
/* list of mux clocks and respective count */ /* list of mux clocks and respective count */
struct samsung_mux_clock *mux_clks; const struct samsung_mux_clock *mux_clks;
unsigned int nr_mux_clks; unsigned int nr_mux_clks;
/* list of div clocks and respective count */ /* list of div clocks and respective count */
struct samsung_div_clock *div_clks; const struct samsung_div_clock *div_clks;
unsigned int nr_div_clks; unsigned int nr_div_clks;
/* list of gate clocks and respective count */ /* list of gate clocks and respective count */
struct samsung_gate_clock *gate_clks; const struct samsung_gate_clock *gate_clks;
unsigned int nr_gate_clks; unsigned int nr_gate_clks;
/* list of fixed clocks and respective count */ /* list of fixed clocks and respective count */
struct samsung_fixed_rate_clock *fixed_clks; const struct samsung_fixed_rate_clock *fixed_clks;
unsigned int nr_fixed_clks; unsigned int nr_fixed_clks;
/* list of fixed factor clocks and respective count */ /* list of fixed factor clocks and respective count */
struct samsung_fixed_factor_clock *fixed_factor_clks; const struct samsung_fixed_factor_clock *fixed_factor_clks;
unsigned int nr_fixed_factor_clks; unsigned int nr_fixed_factor_clks;
/* total number of clocks with IDs assigned*/ /* total number of clocks with IDs assigned*/
unsigned int nr_clk_ids; unsigned int nr_clk_ids;
/* list and number of clocks registers */ /* list and number of clocks registers */
unsigned long *clk_regs; const unsigned long *clk_regs;
unsigned int nr_clk_regs; unsigned int nr_clk_regs;
}; };
...@@ -395,10 +395,14 @@ extern void __init samsung_clk_register_pll(struct samsung_clk_provider *ctx, ...@@ -395,10 +395,14 @@ extern void __init samsung_clk_register_pll(struct samsung_clk_provider *ctx,
extern struct samsung_clk_provider __init *samsung_cmu_register_one( extern struct samsung_clk_provider __init *samsung_cmu_register_one(
struct device_node *, struct device_node *,
struct samsung_cmu_info *); const struct samsung_cmu_info *);
extern unsigned long _get_rate(const char *clk_name); extern unsigned long _get_rate(const char *clk_name);
extern void samsung_clk_sleep_init(void __iomem *reg_base,
const unsigned long *rdump,
unsigned long nr_rdump);
extern void samsung_clk_save(void __iomem *base, extern void samsung_clk_save(void __iomem *base,
struct samsung_clk_reg_dump *rd, struct samsung_clk_reg_dump *rd,
unsigned int num_regs); unsigned int num_regs);
......
include/dt-bindings/clock/exynos5410.h
View file @ b6f4f1f2
/*
* Copyright (c) 2014 Samsung Electronics Co., Ltd.
* Copyright (c) 2016 Krzysztof Kozlowski
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License version 2 as
* published by the Free Software Foundation.
*
* Device Tree binding constants for Exynos5421 clock controller.
*/
#ifndef _DT_BINDINGS_CLOCK_EXYNOS_5410_H #ifndef _DT_BINDINGS_CLOCK_EXYNOS_5410_H
#define _DT_BINDINGS_CLOCK_EXYNOS_5410_H #define _DT_BINDINGS_CLOCK_EXYNOS_5410_H
/* core clocks */ /* core clocks */
#define CLK_FIN_PLL 1 #define CLK_FIN_PLL 1
#define CLK_FOUT_APLL 2 #define CLK_FOUT_APLL 2
#define CLK_FOUT_CPLL 3 #define CLK_FOUT_CPLL 3
#define CLK_FOUT_MPLL 4 #define CLK_FOUT_MPLL 4
#define CLK_FOUT_BPLL 5 #define CLK_FOUT_BPLL 5
#define CLK_FOUT_KPLL 6 #define CLK_FOUT_KPLL 6
/* gate for special clocks (sclk) */ /* gate for special clocks (sclk) */
#define CLK_SCLK_UART0 128 #define CLK_SCLK_UART0 128
#define CLK_SCLK_UART1 129 #define CLK_SCLK_UART1 129
#define CLK_SCLK_UART2 130 #define CLK_SCLK_UART2 130
#define CLK_SCLK_UART3 131 #define CLK_SCLK_UART3 131
#define CLK_SCLK_MMC0 132 #define CLK_SCLK_MMC0 132
#define CLK_SCLK_MMC1 133 #define CLK_SCLK_MMC1 133
#define CLK_SCLK_MMC2 134 #define CLK_SCLK_MMC2 134
#define CLK_SCLK_USBD300 150
#define CLK_SCLK_USBD301 151
#define CLK_SCLK_USBPHY300 152
#define CLK_SCLK_USBPHY301 153
#define CLK_SCLK_PWM 155
/* gate clocks */ /* gate clocks */
#define CLK_UART0 257 #define CLK_UART0 257
#define CLK_UART1 258 #define CLK_UART1 258
#define CLK_UART2 259 #define CLK_UART2 259
#define CLK_UART3 260 #define CLK_I2C0 261
#define CLK_MCT 315 #define CLK_I2C1 262
#define CLK_MMC0 351 #define CLK_I2C2 263
#define CLK_MMC1 352 #define CLK_I2C3 264
#define CLK_MMC2 353 #define CLK_USI0 265
#define CLK_USI1 266
#define CLK_USI2 267
#define CLK_USI3 268
#define CLK_UART3 260
#define CLK_PWM 279
#define CLK_MCT 315
#define CLK_WDT 316
#define CLK_RTC 317
#define CLK_TMU 318
#define CLK_MMC0 351
#define CLK_MMC1 352
#define CLK_MMC2 353
#define CLK_USBH20 365
#define CLK_USBD300 366
#define CLK_USBD301 367
#define CLK_SSS 471
#define CLK_NR_CLKS 512 #define CLK_NR_CLKS 512
#endif /* _DT_BINDINGS_CLOCK_EXYNOS_5410_H */ #endif /* _DT_BINDINGS_CLOCK_EXYNOS_5410_H */
include/dt-bindings/clock/exynos5433.h
View file @ b6f4f1f2
...@@ -622,8 +622,9 @@ ...@@ -622,8 +622,9 @@
#define CLK_SCLK_UFSUNIPRO 112 #define CLK_SCLK_UFSUNIPRO 112
#define CLK_SCLK_USBHOST30 113 #define CLK_SCLK_USBHOST30 113
#define CLK_SCLK_USBDRD30 114 #define CLK_SCLK_USBDRD30 114
#define CLK_PCIE 115
#define FSYS_NR_CLK 115 #define FSYS_NR_CLK 116
/* CMU_G2D */ /* CMU_G2D */
#define CLK_MUX_ACLK_G2D_266_USER 1 #define CLK_MUX_ACLK_G2D_266_USER 1
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment
GitLab Nexedi Edition | About GitLab | About Nexedi | 沪ICP备2021021310号-2 | 沪ICP备2021021310号-7