Commit b9b37787 authored by Ralf Baechle's avatar Ralf Baechle

MIPS: Cobalt: Fix theoretical port aliasing issue

Because the VIA SuperIO chip only decodes 24 bits of address space but port
address space currently being configured as 32MB there is the theoretical
possibility of aliases within the I/O port address range.

The complicated solution is to reserve all address range that potencially
could cause such aliases.  But with the PCI spec limiting port allocations
for devices to a maximum of 256 bytes 16MB of port address space already is
way more than one would ever expect to be used so we just reduce the port
space to 16MB.
Signed-off-by: default avatarRalf Baechle <ralf@linux-mips.org>
To: Yoichi Yuasa <yuasa@linux-mips.org>
Cc: Bjorn Helgaas <bjorn.helgaas@hp.com>
Cc: linux-mips@linux-mips.org
Cc: Benjamin Herrenschmidt <benh@kernel.crashing.org>
Patchwork: http://patchwork.linux-mips.org/patch/995/
parent 2a5d6651
...@@ -25,7 +25,7 @@ static struct resource cobalt_mem_resource = { ...@@ -25,7 +25,7 @@ static struct resource cobalt_mem_resource = {
static struct resource cobalt_io_resource = { static struct resource cobalt_io_resource = {
.start = 0x1000, .start = 0x1000,
.end = GT_DEF_PCI0_IO_SIZE - 1, .end = 0xffffffUL,
.name = "PCI I/O", .name = "PCI I/O",
.flags = IORESOURCE_IO, .flags = IORESOURCE_IO,
}; };
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment