Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Support
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in / Register
Toggle navigation
L
linux
Project overview
Project overview
Details
Activity
Releases
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Issues
0
Issues
0
List
Boards
Labels
Milestones
Merge Requests
0
Merge Requests
0
Analytics
Analytics
Repository
Value Stream
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Create a new issue
Commits
Issue Boards
Open sidebar
Kirill Smelkov
linux
Commits
c30853df
Commit
c30853df
authored
Jul 23, 2009
by
Mark Brown
Browse files
Options
Browse Files
Download
Plain Diff
Merge branch 'for-2.6.31' into for-2.6.32
parents
d756b277
06c71282
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
10 additions
and
1 deletion
+10
-1
sound/soc/codecs/tlv320aic3x.c
sound/soc/codecs/tlv320aic3x.c
+10
-1
No files found.
sound/soc/codecs/tlv320aic3x.c
View file @
c30853df
...
@@ -767,6 +767,7 @@ static int aic3x_hw_params(struct snd_pcm_substream *substream,
...
@@ -767,6 +767,7 @@ static int aic3x_hw_params(struct snd_pcm_substream *substream,
int
codec_clk
=
0
,
bypass_pll
=
0
,
fsref
,
last_clk
=
0
;
int
codec_clk
=
0
,
bypass_pll
=
0
,
fsref
,
last_clk
=
0
;
u8
data
,
r
,
p
,
pll_q
,
pll_p
=
1
,
pll_r
=
1
,
pll_j
=
1
;
u8
data
,
r
,
p
,
pll_q
,
pll_p
=
1
,
pll_r
=
1
,
pll_j
=
1
;
u16
pll_d
=
1
;
u16
pll_d
=
1
;
u8
reg
;
/* select data word length */
/* select data word length */
data
=
data
=
...
@@ -801,8 +802,16 @@ static int aic3x_hw_params(struct snd_pcm_substream *substream,
...
@@ -801,8 +802,16 @@ static int aic3x_hw_params(struct snd_pcm_substream *substream,
pll_q
&=
0xf
;
pll_q
&=
0xf
;
aic3x_write
(
codec
,
AIC3X_PLL_PROGA_REG
,
pll_q
<<
PLLQ_SHIFT
);
aic3x_write
(
codec
,
AIC3X_PLL_PROGA_REG
,
pll_q
<<
PLLQ_SHIFT
);
aic3x_write
(
codec
,
AIC3X_GPIOB_REG
,
CODEC_CLKIN_CLKDIV
);
aic3x_write
(
codec
,
AIC3X_GPIOB_REG
,
CODEC_CLKIN_CLKDIV
);
}
else
/* disable PLL if it is bypassed */
reg
=
aic3x_read_reg_cache
(
codec
,
AIC3X_PLL_PROGA_REG
);
aic3x_write
(
codec
,
AIC3X_PLL_PROGA_REG
,
reg
&
~
PLL_ENABLE
);
}
else
{
aic3x_write
(
codec
,
AIC3X_GPIOB_REG
,
CODEC_CLKIN_PLLDIV
);
aic3x_write
(
codec
,
AIC3X_GPIOB_REG
,
CODEC_CLKIN_PLLDIV
);
/* enable PLL when it is used */
reg
=
aic3x_read_reg_cache
(
codec
,
AIC3X_PLL_PROGA_REG
);
aic3x_write
(
codec
,
AIC3X_PLL_PROGA_REG
,
reg
|
PLL_ENABLE
);
}
/* Route Left DAC to left channel input and
/* Route Left DAC to left channel input and
* right DAC to right channel input */
* right DAC to right channel input */
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment