Commit c4273a66 authored by Linus Torvalds's avatar Linus Torvalds

Merge tag 'x86-cleanups-2024-05-13' of git://git.kernel.org/pub/scm/linux/kernel/git/tip/tip

Pull x86 cleanups from Ingo Molnar:

 - Fix function prototypes to address clang function type cast
   warnings in the math-emu code

 - Reorder definitions in <asm/msr-index.h>

 - Remove unused code

 - Fix typos

 - Simplify #include sections

* tag 'x86-cleanups-2024-05-13' of git://git.kernel.org/pub/scm/linux/kernel/git/tip/tip:
  x86/pci/ce4100: Remove unused 'struct sim_reg_op'
  x86/msr: Move ARCH_CAP_XAPIC_DISABLE bit definition to its rightful place
  x86/math-emu: Fix function cast warnings
  x86/extable: Remove unused fixup type EX_TYPE_COPY
  x86/rtc: Remove unused intel-mid.h
  x86/32: Remove unused IA32_STACK_TOP and two externs
  x86/head: Simplify relative include path to xen-head.S
  x86/fred: Fix typo in Kconfig description
  x86/syscall/compat: Remove ia32_unistd.h
  x86/syscall/compat: Remove unused macro __SYSCALL_ia32_NR
  x86/virt/tdx: Remove duplicate include
  x86/xen: Remove duplicate #include
parents d71ec0ed ad3bd765
...@@ -501,7 +501,7 @@ config X86_FRED ...@@ -501,7 +501,7 @@ config X86_FRED
When enabled, try to use Flexible Return and Event Delivery When enabled, try to use Flexible Return and Event Delivery
instead of the legacy SYSCALL/SYSENTER/IDT architecture for instead of the legacy SYSCALL/SYSENTER/IDT architecture for
ring transitions and exception/interrupt handling if the ring transitions and exception/interrupt handling if the
system supports. system supports it.
config X86_BIGSMP config X86_BIGSMP
bool "Support for big SMP systems with more than 8 CPUs" bool "Support for big SMP systems with more than 8 CPUs"
......
...@@ -7,7 +7,6 @@ ...@@ -7,7 +7,6 @@
#include <asm/asm-offsets.h> #include <asm/asm-offsets.h>
#include <asm/current.h> #include <asm/current.h>
#include <asm/errno.h> #include <asm/errno.h>
#include <asm/ia32_unistd.h>
#include <asm/thread_info.h> #include <asm/thread_info.h>
#include <asm/segment.h> #include <asm/segment.h>
#include <asm/irqflags.h> #include <asm/irqflags.h>
......
...@@ -229,9 +229,6 @@ register unsigned long current_stack_pointer asm(_ASM_SP); ...@@ -229,9 +229,6 @@ register unsigned long current_stack_pointer asm(_ASM_SP);
#define _ASM_EXTABLE_UA(from, to) \ #define _ASM_EXTABLE_UA(from, to) \
_ASM_EXTABLE_TYPE(from, to, EX_TYPE_UACCESS) _ASM_EXTABLE_TYPE(from, to, EX_TYPE_UACCESS)
#define _ASM_EXTABLE_CPY(from, to) \
_ASM_EXTABLE_TYPE(from, to, EX_TYPE_COPY)
#define _ASM_EXTABLE_FAULT(from, to) \ #define _ASM_EXTABLE_FAULT(from, to) \
_ASM_EXTABLE_TYPE(from, to, EX_TYPE_FAULT) _ASM_EXTABLE_TYPE(from, to, EX_TYPE_FAULT)
......
...@@ -36,7 +36,7 @@ ...@@ -36,7 +36,7 @@
#define EX_TYPE_DEFAULT 1 #define EX_TYPE_DEFAULT 1
#define EX_TYPE_FAULT 2 #define EX_TYPE_FAULT 2
#define EX_TYPE_UACCESS 3 #define EX_TYPE_UACCESS 3
#define EX_TYPE_COPY 4 /* unused, was: #define EX_TYPE_COPY 4 */
#define EX_TYPE_CLEAR_FS 5 #define EX_TYPE_CLEAR_FS 5
#define EX_TYPE_FPU_RESTORE 6 #define EX_TYPE_FPU_RESTORE 6
#define EX_TYPE_BPF 7 #define EX_TYPE_BPF 7
......
...@@ -56,17 +56,6 @@ struct stat64 { ...@@ -56,17 +56,6 @@ struct stat64 {
unsigned long long st_ino; unsigned long long st_ino;
} __attribute__((packed)); } __attribute__((packed));
#define IA32_STACK_TOP IA32_PAGE_OFFSET
#ifdef __KERNEL__
struct linux_binprm;
extern int ia32_setup_arg_pages(struct linux_binprm *bprm,
unsigned long stack_top, int exec_stack);
struct mm_struct;
extern void ia32_pick_mmap_layout(struct mm_struct *mm);
#endif
extern bool __ia32_enabled; extern bool __ia32_enabled;
static __always_inline bool ia32_enabled(void) static __always_inline bool ia32_enabled(void)
......
/* SPDX-License-Identifier: GPL-2.0 */
#ifndef _ASM_X86_IA32_UNISTD_H
#define _ASM_X86_IA32_UNISTD_H
/*
* This file contains the system call numbers of the ia32 compat ABI,
* this is for the kernel only.
*/
#define __SYSCALL_ia32_NR(x) (x)
#include <asm/unistd_32_ia32.h>
#endif /* _ASM_X86_IA32_UNISTD_H */
...@@ -170,6 +170,10 @@ ...@@ -170,6 +170,10 @@
* CPU is not affected by Branch * CPU is not affected by Branch
* History Injection. * History Injection.
*/ */
#define ARCH_CAP_XAPIC_DISABLE BIT(21) /*
* IA32_XAPIC_DISABLE_STATUS MSR
* supported
*/
#define ARCH_CAP_PBRSB_NO BIT(24) /* #define ARCH_CAP_PBRSB_NO BIT(24) /*
* Not susceptible to Post-Barrier * Not susceptible to Post-Barrier
* Return Stack Buffer Predictions. * Return Stack Buffer Predictions.
...@@ -192,11 +196,6 @@ ...@@ -192,11 +196,6 @@
* File. * File.
*/ */
#define ARCH_CAP_XAPIC_DISABLE BIT(21) /*
* IA32_XAPIC_DISABLE_STATUS MSR
* supported
*/
#define MSR_IA32_FLUSH_CMD 0x0000010b #define MSR_IA32_FLUSH_CMD 0x0000010b
#define L1D_FLUSH BIT(0) /* #define L1D_FLUSH BIT(0) /*
* Writeback and invalidate the * Writeback and invalidate the
......
...@@ -9,7 +9,7 @@ ...@@ -9,7 +9,7 @@
#endif #endif
#ifdef CONFIG_COMPAT #ifdef CONFIG_COMPAT
#include <asm/ia32_unistd.h> #include <asm/unistd_32_ia32.h>
#define __NR_seccomp_read_32 __NR_ia32_read #define __NR_seccomp_read_32 __NR_ia32_read
#define __NR_seccomp_write_32 __NR_ia32_write #define __NR_seccomp_write_32 __NR_ia32_write
#define __NR_seccomp_exit_32 __NR_ia32_exit #define __NR_seccomp_exit_32 __NR_ia32_exit
......
...@@ -290,7 +290,6 @@ static noinstr int error_context(struct mce *m, struct pt_regs *regs) ...@@ -290,7 +290,6 @@ static noinstr int error_context(struct mce *m, struct pt_regs *regs)
switch (fixup_type) { switch (fixup_type) {
case EX_TYPE_UACCESS: case EX_TYPE_UACCESS:
case EX_TYPE_COPY:
if (!copy_user) if (!copy_user)
return IN_KERNEL; return IN_KERNEL;
m->kflags |= MCE_IN_KERNEL_COPYIN; m->kflags |= MCE_IN_KERNEL_COPYIN;
......
...@@ -491,7 +491,7 @@ __INITRODATA ...@@ -491,7 +491,7 @@ __INITRODATA
int_msg: int_msg:
.asciz "Unknown interrupt or fault at: %p %p %p\n" .asciz "Unknown interrupt or fault at: %p %p %p\n"
#include "../../x86/xen/xen-head.S" #include "../xen/xen-head.S"
/* /*
* The IDT and GDT 'descriptors' are a strange 48-bit object * The IDT and GDT 'descriptors' are a strange 48-bit object
......
...@@ -720,7 +720,7 @@ SYM_DATA(smpboot_control, .long 0) ...@@ -720,7 +720,7 @@ SYM_DATA(smpboot_control, .long 0)
SYM_DATA(phys_base, .quad 0x0) SYM_DATA(phys_base, .quad 0x0)
EXPORT_SYMBOL(phys_base) EXPORT_SYMBOL(phys_base)
#include "../../x86/xen/xen-head.S" #include "../xen/xen-head.S"
__PAGE_ALIGNED_BSS __PAGE_ALIGNED_BSS
SYM_DATA_START_PAGE_ALIGNED(empty_zero_page) SYM_DATA_START_PAGE_ALIGNED(empty_zero_page)
......
...@@ -10,7 +10,6 @@ ...@@ -10,7 +10,6 @@
#include <asm/vsyscall.h> #include <asm/vsyscall.h>
#include <asm/x86_init.h> #include <asm/x86_init.h>
#include <asm/time.h> #include <asm/time.h>
#include <asm/intel-mid.h>
#include <asm/setup.h> #include <asm/setup.h>
#ifdef CONFIG_X86_32 #ifdef CONFIG_X86_32
......
...@@ -34,7 +34,7 @@ ...@@ -34,7 +34,7 @@
#include <asm/gsseg.h> #include <asm/gsseg.h>
#ifdef CONFIG_IA32_EMULATION #ifdef CONFIG_IA32_EMULATION
#include <asm/ia32_unistd.h> #include <asm/unistd_32_ia32.h>
static inline void reload_segments(struct sigcontext_32 *sc) static inline void reload_segments(struct sigcontext_32 *sc)
{ {
......
...@@ -120,9 +120,14 @@ static void fxam(FPU_REG *st0_ptr, u_char st0tag) ...@@ -120,9 +120,14 @@ static void fxam(FPU_REG *st0_ptr, u_char st0tag)
setcc(c); setcc(c);
} }
static void FPU_ST0_illegal(FPU_REG *st0_ptr, u_char st0_tag)
{
FPU_illegal();
}
static FUNC_ST0 const fp_etc_table[] = { static FUNC_ST0 const fp_etc_table[] = {
fchs, fabs, (FUNC_ST0) FPU_illegal, (FUNC_ST0) FPU_illegal, fchs, fabs, FPU_ST0_illegal, FPU_ST0_illegal,
ftst_, fxam, (FUNC_ST0) FPU_illegal, (FUNC_ST0) FPU_illegal ftst_, fxam, FPU_ST0_illegal, FPU_ST0_illegal,
}; };
void FPU_etc(void) void FPU_etc(void)
......
...@@ -433,13 +433,13 @@ static void fxtract(FPU_REG *st0_ptr, u_char st0_tag) ...@@ -433,13 +433,13 @@ static void fxtract(FPU_REG *st0_ptr, u_char st0_tag)
#endif /* PARANOID */ #endif /* PARANOID */
} }
static void fdecstp(void) static void fdecstp(FPU_REG *st0_ptr, u_char st0_tag)
{ {
clear_C1(); clear_C1();
top--; top--;
} }
static void fincstp(void) static void fincstp(FPU_REG *st0_ptr, u_char st0_tag)
{ {
clear_C1(); clear_C1();
top++; top++;
...@@ -1631,7 +1631,7 @@ static void fscale(FPU_REG *st0_ptr, u_char st0_tag) ...@@ -1631,7 +1631,7 @@ static void fscale(FPU_REG *st0_ptr, u_char st0_tag)
static FUNC_ST0 const trig_table_a[] = { static FUNC_ST0 const trig_table_a[] = {
f2xm1, fyl2x, fptan, fpatan, f2xm1, fyl2x, fptan, fpatan,
fxtract, fprem1, (FUNC_ST0) fdecstp, (FUNC_ST0) fincstp fxtract, fprem1, fdecstp, fincstp,
}; };
void FPU_triga(void) void FPU_triga(void)
......
...@@ -108,8 +108,13 @@ static void fldz(int rc) ...@@ -108,8 +108,13 @@ static void fldz(int rc)
typedef void (*FUNC_RC) (int); typedef void (*FUNC_RC) (int);
static void FPU_RC_illegal(int unused)
{
FPU_illegal();
}
static FUNC_RC constants_table[] = { static FUNC_RC constants_table[] = {
fld1, fldl2t, fldl2e, fldpi, fldlg2, fldln2, fldz, (FUNC_RC) FPU_illegal fld1, fldl2t, fldl2e, fldpi, fldlg2, fldln2, fldz, FPU_RC_illegal
}; };
void fconst(void) void fconst(void)
......
...@@ -164,13 +164,6 @@ static bool ex_handler_uaccess(const struct exception_table_entry *fixup, ...@@ -164,13 +164,6 @@ static bool ex_handler_uaccess(const struct exception_table_entry *fixup,
return ex_handler_default(fixup, regs); return ex_handler_default(fixup, regs);
} }
static bool ex_handler_copy(const struct exception_table_entry *fixup,
struct pt_regs *regs, int trapnr)
{
WARN_ONCE(trapnr == X86_TRAP_GP, "General protection fault in user access. Non-canonical address?");
return ex_handler_fault(fixup, regs, trapnr);
}
static bool ex_handler_msr(const struct exception_table_entry *fixup, static bool ex_handler_msr(const struct exception_table_entry *fixup,
struct pt_regs *regs, bool wrmsr, bool safe, int reg) struct pt_regs *regs, bool wrmsr, bool safe, int reg)
{ {
...@@ -341,8 +334,6 @@ int fixup_exception(struct pt_regs *regs, int trapnr, unsigned long error_code, ...@@ -341,8 +334,6 @@ int fixup_exception(struct pt_regs *regs, int trapnr, unsigned long error_code,
return ex_handler_fault(e, regs, trapnr); return ex_handler_fault(e, regs, trapnr);
case EX_TYPE_UACCESS: case EX_TYPE_UACCESS:
return ex_handler_uaccess(e, regs, trapnr, fault_addr); return ex_handler_uaccess(e, regs, trapnr, fault_addr);
case EX_TYPE_COPY:
return ex_handler_copy(e, regs, trapnr);
case EX_TYPE_CLEAR_FS: case EX_TYPE_CLEAR_FS:
return ex_handler_clear_fs(e, regs); return ex_handler_clear_fs(e, regs);
case EX_TYPE_FPU_RESTORE: case EX_TYPE_FPU_RESTORE:
......
...@@ -35,12 +35,6 @@ struct sim_dev_reg { ...@@ -35,12 +35,6 @@ struct sim_dev_reg {
struct sim_reg sim_reg; struct sim_reg sim_reg;
}; };
struct sim_reg_op {
void (*init)(struct sim_dev_reg *reg);
void (*read)(struct sim_dev_reg *reg, u32 value);
void (*write)(struct sim_dev_reg *reg, u32 value);
};
#define MB (1024 * 1024) #define MB (1024 * 1024)
#define KB (1024) #define KB (1024)
#define SIZE_TO_MASK(size) (~(size - 1)) #define SIZE_TO_MASK(size) (~(size - 1))
......
...@@ -27,7 +27,6 @@ ...@@ -27,7 +27,6 @@
#include <linux/log2.h> #include <linux/log2.h>
#include <linux/acpi.h> #include <linux/acpi.h>
#include <linux/suspend.h> #include <linux/suspend.h>
#include <linux/acpi.h>
#include <asm/page.h> #include <asm/page.h>
#include <asm/special_insns.h> #include <asm/special_insns.h>
#include <asm/msr-index.h> #include <asm/msr-index.h>
......
// SPDX-License-Identifier: GPL-2.0 // SPDX-License-Identifier: GPL-2.0
#ifdef CONFIG_XEN_BALLOON_MEMORY_HOTPLUG
#include <linux/memblock.h>
#endif
#include <linux/console.h> #include <linux/console.h>
#include <linux/cpu.h> #include <linux/cpu.h>
#include <linux/kexec.h> #include <linux/kexec.h>
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment