Commit ca8a2616 authored by Li Yang's avatar Li Yang Committed by Shawn Guo

ARM: dts: ls1021a: change dma channels order to match schema

Although the ordering of DMA channels was not relevant in the txt binding,
it is defined as ordered in the converted yaml schema.  Update the dts
to match the order.
Signed-off-by: default avatarLi Yang <leoyang.li@nxp.com>
Signed-off-by: default avatarShawn Guo <shawnguo@kernel.org>
parent 113dc42b
......@@ -395,8 +395,8 @@ i2c0: i2c@2180000 {
reg = <0x0 0x2180000 0x0 0x10000>;
interrupts = <GIC_SPI 88 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&clockgen 4 1>;
dma-names = "tx", "rx";
dmas = <&edma0 1 39>, <&edma0 1 38>;
dma-names = "rx", "tx";
dmas = <&edma0 1 38>, <&edma0 1 39>;
status = "disabled";
};
......@@ -407,8 +407,8 @@ i2c1: i2c@2190000 {
reg = <0x0 0x2190000 0x0 0x10000>;
interrupts = <GIC_SPI 89 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&clockgen 4 1>;
dma-names = "tx", "rx";
dmas = <&edma0 1 37>, <&edma0 1 36>;
dma-names = "rx", "tx";
dmas = <&edma0 1 36>, <&edma0 1 37>;
status = "disabled";
};
......@@ -419,8 +419,8 @@ i2c2: i2c@21a0000 {
reg = <0x0 0x21a0000 0x0 0x10000>;
interrupts = <GIC_SPI 90 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&clockgen 4 1>;
dma-names = "tx", "rx";
dmas = <&edma0 1 35>, <&edma0 1 34>;
dma-names = "rx", "tx";
dmas = <&edma0 1 34>, <&edma0 1 35>;
status = "disabled";
};
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment