Commit d64e1b3f authored by Manivannan Sadhasivam's avatar Manivannan Sadhasivam Committed by Vinod Koul

dmaengine: owl: Add Slave and Cyclic mode support for Actions Semi Owl S900 SoC

Add Slave and Cyclic mode support for Actions Semi Owl S900 SoC. The slave
mode supports bus width of 4 bytes common for all peripherals and 1 byte
specific for UART.

The cyclic mode supports only block mode transfer.
Signed-off-by: default avatarManivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
Signed-off-by: default avatarVinod Koul <vkoul@kernel.org>
parent 5b394b2d
This diff is collapsed.
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment