Commit d964b722 authored by Will Deacon's avatar Will Deacon

arm64: alternatives: add cpu feature for lse atomics

Add a CPU feature for the LSE atomic instructions, so that they can be
patched in at runtime when we detect that they are supported.
Reviewed-by: default avatarSteve Capper <steve.capper@arm.com>
Reviewed-by: default avatarCatalin Marinas <catalin.marinas@arm.com>
Signed-off-by: default avatarWill Deacon <will.deacon@arm.com>
parent 40a1db24
...@@ -26,8 +26,9 @@ ...@@ -26,8 +26,9 @@
#define ARM64_WORKAROUND_845719 2 #define ARM64_WORKAROUND_845719 2
#define ARM64_HAS_SYSREG_GIC_CPUIF 3 #define ARM64_HAS_SYSREG_GIC_CPUIF 3
#define ARM64_HAS_PAN 4 #define ARM64_HAS_PAN 4
#define ARM64_CPU_FEAT_LSE_ATOMICS 5
#define ARM64_NCAPS 5 #define ARM64_NCAPS 6
#ifndef __ASSEMBLY__ #ifndef __ASSEMBLY__
......
...@@ -284,6 +284,7 @@ static void __init setup_processor(void) ...@@ -284,6 +284,7 @@ static void __init setup_processor(void)
default: default:
case 2: case 2:
elf_hwcap |= HWCAP_ATOMICS; elf_hwcap |= HWCAP_ATOMICS;
cpus_set_cap(ARM64_CPU_FEAT_LSE_ATOMICS);
case 1: case 1:
/* RESERVED */ /* RESERVED */
case 0: case 0:
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment