Commit db2c35aa authored by Peng Fan's avatar Peng Fan Committed by Shawn Guo

arm64: dts: imx8ulp: add cpuidle node

Add cpuidle node and enable cpuidle for dual cores. The HW mode in
Arm Trusted Firmware is SoC Application Power Domain Sleep mode.
Signed-off-by: default avatarJacky Bai <ping.bai@nxp.com>
Signed-off-by: default avatarPeng Fan <peng.fan@nxp.com>
Signed-off-by: default avatarShawn Guo <shawnguo@kernel.org>
parent a9624b4e
......@@ -40,6 +40,7 @@ A35_0: cpu@0 {
reg = <0x0 0x0>;
enable-method = "psci";
next-level-cache = <&A35_L2>;
cpu-idle-states = <&cpu_sleep>;
};
A35_1: cpu@1 {
......@@ -48,6 +49,7 @@ A35_1: cpu@1 {
reg = <0x0 0x1>;
enable-method = "psci";
next-level-cache = <&A35_L2>;
cpu-idle-states = <&cpu_sleep>;
};
A35_L2: l2-cache0 {
......@@ -55,6 +57,19 @@ A35_L2: l2-cache0 {
cache-level = <2>;
cache-unified;
};
idle-states {
entry-method = "psci";
cpu_sleep: cpu-sleep {
compatible = "arm,idle-state";
arm,psci-suspend-param = <0x0>;
local-timer-stop;
entry-latency-us = <1000>;
exit-latency-us = <700>;
min-residency-us = <2700>;
};
};
};
gic: interrupt-controller@2d400000 {
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment