Commit eb411c0c authored by Heiner Kallweit's avatar Heiner Kallweit Committed by Thierry Reding

pwm: meson: Fix axg ao mux parents

This fix is basically the same as 9bce02ef ("pwm: meson: Fix the
G12A AO clock parents order"). Vendor driver referenced there has
xtal as first parent also for axg ao. In addition fix the name
of the aoclk81 clock. Apparently name aoclk81 as used by the vendor
driver was changed when mainlining the axg clock driver.

Fixes: bccaa3f9 ("pwm: meson: Add clock source configuration for Meson-AXG")
Cc: stable@vger.kernel.org
Signed-off-by: default avatarHeiner Kallweit <hkallweit1@gmail.com>
Reviewed-by: default avatarMartin Blumenstingl <martin.blumenstingl@googlemail.com>
Signed-off-by: default avatarThierry Reding <thierry.reding@gmail.com>
parent d0a4564b
...@@ -418,7 +418,7 @@ static const struct meson_pwm_data pwm_axg_ee_data = { ...@@ -418,7 +418,7 @@ static const struct meson_pwm_data pwm_axg_ee_data = {
}; };
static const char * const pwm_axg_ao_parent_names[] = { static const char * const pwm_axg_ao_parent_names[] = {
"aoclk81", "xtal", "fclk_div4", "fclk_div5" "xtal", "axg_ao_clk81", "fclk_div4", "fclk_div5"
}; };
static const struct meson_pwm_data pwm_axg_ao_data = { static const struct meson_pwm_data pwm_axg_ao_data = {
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment