Commit ecd67955 authored by Alex Deucher's avatar Alex Deucher

drm/radeon: fix ordering in pll picking on dce4+

No functional change, but re-order the cases so they
evaluate properly due to the way the DCE macros work.

Noticed by kallisti5 on IRC.
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent 81ee8fb6
...@@ -1531,12 +1531,12 @@ static int radeon_atom_pick_pll(struct drm_crtc *crtc) ...@@ -1531,12 +1531,12 @@ static int radeon_atom_pick_pll(struct drm_crtc *crtc)
* crtc virtual pixel clock. * crtc virtual pixel clock.
*/ */
if (ENCODER_MODE_IS_DP(atombios_get_encoder_mode(test_encoder))) { if (ENCODER_MODE_IS_DP(atombios_get_encoder_mode(test_encoder))) {
if (ASIC_IS_DCE5(rdev)) if (rdev->clock.dp_extclk)
return ATOM_DCPLL; return ATOM_PPLL_INVALID;
else if (ASIC_IS_DCE6(rdev)) else if (ASIC_IS_DCE6(rdev))
return ATOM_PPLL0; return ATOM_PPLL0;
else if (rdev->clock.dp_extclk) else if (ASIC_IS_DCE5(rdev))
return ATOM_PPLL_INVALID; return ATOM_DCPLL;
} }
} }
} }
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment