Commit eeb09917 authored by Bai Yingjie's avatar Bai Yingjie Committed by Michael Ellerman

powerpc/mpc85xx: also write addr_h to spin table for 64bit boot entry

CPU like P4080 has 36bit physical address, its DDR physical
start address can be configured above 4G by LAW registers.

For such systems in which their physical memory start address was
configured higher than 4G, we need also to write addr_h into the spin
table of the target secondary CPU, so that addr_h and addr_l together
represent a 64bit physical address.
Otherwise the secondary core can not get correct entry to start from.
Signed-off-by: default avatarBai Yingjie <byj.tea@gmail.com>
Acked-by: default avatarScott Wood <oss@buserror.net>
Signed-off-by: default avatarMichael Ellerman <mpe@ellerman.id.au>
Link: https://lore.kernel.org/r/20200106042957.26494-2-yingjie_bai@126.com
parent 6ad4afc9
...@@ -252,6 +252,15 @@ static int smp_85xx_start_cpu(int cpu) ...@@ -252,6 +252,15 @@ static int smp_85xx_start_cpu(int cpu)
out_be64((u64 *)(&spin_table->addr_h), out_be64((u64 *)(&spin_table->addr_h),
__pa(ppc_function_entry(generic_secondary_smp_init))); __pa(ppc_function_entry(generic_secondary_smp_init)));
#else #else
#ifdef CONFIG_PHYS_ADDR_T_64BIT
/*
* We need also to write addr_h to spin table for systems
* in which their physical memory start address was configured
* to above 4G, otherwise the secondary core can not get
* correct entry to start from.
*/
out_be32(&spin_table->addr_h, __pa(__early_start) >> 32);
#endif
out_be32(&spin_table->addr_l, __pa(__early_start)); out_be32(&spin_table->addr_l, __pa(__early_start));
#endif #endif
flush_spin_table(spin_table); flush_spin_table(spin_table);
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment