Commit f0fa15cc authored by Ludovic Desroches's avatar Ludovic Desroches Committed by Jonathan Cameron

iio:adc:at91-sama5d2: fix identation

Remove some extra tabs.
Signed-off-by: default avatarLudovic Desroches <ludovic.desroches@atmel.com>
Signed-off-by: default avatarJonathan Cameron <jic23@kernel.org>
parent 43d33f74
...@@ -92,13 +92,13 @@ ...@@ -92,13 +92,13 @@
/* Last Converted Data Register */ /* Last Converted Data Register */
#define AT91_SAMA5D2_LCDR 0x20 #define AT91_SAMA5D2_LCDR 0x20
/* Interrupt Enable Register */ /* Interrupt Enable Register */
#define AT91_SAMA5D2_IER 0x24 #define AT91_SAMA5D2_IER 0x24
/* Interrupt Disable Register */ /* Interrupt Disable Register */
#define AT91_SAMA5D2_IDR 0x28 #define AT91_SAMA5D2_IDR 0x28
/* Interrupt Mask Register */ /* Interrupt Mask Register */
#define AT91_SAMA5D2_IMR 0x2c #define AT91_SAMA5D2_IMR 0x2c
/* Interrupt Status Register */ /* Interrupt Status Register */
#define AT91_SAMA5D2_ISR 0x30 #define AT91_SAMA5D2_ISR 0x30
/* Last Channel Trigger Mode Register */ /* Last Channel Trigger Mode Register */
#define AT91_SAMA5D2_LCTMR 0x34 #define AT91_SAMA5D2_LCTMR 0x34
/* Last Channel Compare Window Register */ /* Last Channel Compare Window Register */
...@@ -106,17 +106,17 @@ ...@@ -106,17 +106,17 @@
/* Overrun Status Register */ /* Overrun Status Register */
#define AT91_SAMA5D2_OVER 0x3c #define AT91_SAMA5D2_OVER 0x3c
/* Extended Mode Register */ /* Extended Mode Register */
#define AT91_SAMA5D2_EMR 0x40 #define AT91_SAMA5D2_EMR 0x40
/* Compare Window Register */ /* Compare Window Register */
#define AT91_SAMA5D2_CWR 0x44 #define AT91_SAMA5D2_CWR 0x44
/* Channel Gain Register */ /* Channel Gain Register */
#define AT91_SAMA5D2_CGR 0x48 #define AT91_SAMA5D2_CGR 0x48
/* Channel Offset Register */ /* Channel Offset Register */
#define AT91_SAMA5D2_COR 0x4c #define AT91_SAMA5D2_COR 0x4c
/* Channel Data Register 0 */ /* Channel Data Register 0 */
#define AT91_SAMA5D2_CDR0 0x50 #define AT91_SAMA5D2_CDR0 0x50
/* Analog Control Register */ /* Analog Control Register */
#define AT91_SAMA5D2_ACR 0x94 #define AT91_SAMA5D2_ACR 0x94
/* Touchscreen Mode Register */ /* Touchscreen Mode Register */
#define AT91_SAMA5D2_TSMR 0xb0 #define AT91_SAMA5D2_TSMR 0xb0
/* Touchscreen X Position Register */ /* Touchscreen X Position Register */
...@@ -130,7 +130,7 @@ ...@@ -130,7 +130,7 @@
/* Correction Select Register */ /* Correction Select Register */
#define AT91_SAMA5D2_COSR 0xd0 #define AT91_SAMA5D2_COSR 0xd0
/* Correction Value Register */ /* Correction Value Register */
#define AT91_SAMA5D2_CVR 0xd4 #define AT91_SAMA5D2_CVR 0xd4
/* Channel Error Correction Register */ /* Channel Error Correction Register */
#define AT91_SAMA5D2_CECR 0xd8 #define AT91_SAMA5D2_CECR 0xd8
/* Write Protection Mode Register */ /* Write Protection Mode Register */
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment