Commit f3f1163d authored by Charles Keepax's avatar Charles Keepax Committed by Mark Brown

ASoC: arizona: Add convience define for clearing SYNCCLK

Signed-off-by: default avatarCharles Keepax <ckeepax@opensource.wolfsonmicro.com>
Signed-off-by: default avatarMark Brown <broonie@opensource.wolfsonmicro.com>
parent ee929a97
...@@ -1185,7 +1185,7 @@ int arizona_set_fll(struct arizona_fll *fll, int source, ...@@ -1185,7 +1185,7 @@ int arizona_set_fll(struct arizona_fll *fll, int source,
int ret; int ret;
if (fll->ref_src < 0 || fll->ref_src == source) { if (fll->ref_src < 0 || fll->ref_src == source) {
if (fll->sync_src == -1 && if (fll->sync_src == ARIZONA_FLL_SRC_NONE &&
fll->ref_src == source && fll->ref_freq == Fref && fll->ref_src == source && fll->ref_freq == Fref &&
fll->fout == Fout) fll->fout == Fout)
return 0; return 0;
...@@ -1196,7 +1196,7 @@ int arizona_set_fll(struct arizona_fll *fll, int source, ...@@ -1196,7 +1196,7 @@ int arizona_set_fll(struct arizona_fll *fll, int source,
return ret; return ret;
} }
fll->sync_src = -1; fll->sync_src = ARIZONA_FLL_SRC_NONE;
fll->ref_src = source; fll->ref_src = source;
fll->ref_freq = Fref; fll->ref_freq = Fref;
} else { } else {
...@@ -1240,7 +1240,7 @@ int arizona_init_fll(struct arizona *arizona, int id, int base, int lock_irq, ...@@ -1240,7 +1240,7 @@ int arizona_init_fll(struct arizona *arizona, int id, int base, int lock_irq,
fll->id = id; fll->id = id;
fll->base = base; fll->base = base;
fll->arizona = arizona; fll->arizona = arizona;
fll->sync_src = -1; fll->sync_src = ARIZONA_FLL_SRC_NONE;
/* Configure default refclk to 32kHz if we have one */ /* Configure default refclk to 32kHz if we have one */
regmap_read(arizona->regmap, ARIZONA_CLOCK_32K_1, &val); regmap_read(arizona->regmap, ARIZONA_CLOCK_32K_1, &val);
...@@ -1250,7 +1250,7 @@ int arizona_init_fll(struct arizona *arizona, int id, int base, int lock_irq, ...@@ -1250,7 +1250,7 @@ int arizona_init_fll(struct arizona *arizona, int id, int base, int lock_irq,
fll->ref_src = val & ARIZONA_CLK_32K_SRC_MASK; fll->ref_src = val & ARIZONA_CLK_32K_SRC_MASK;
break; break;
default: default:
fll->ref_src = -1; fll->ref_src = ARIZONA_FLL_SRC_NONE;
} }
fll->ref_freq = 32768; fll->ref_freq = 32768;
......
...@@ -32,6 +32,7 @@ ...@@ -32,6 +32,7 @@
#define ARIZONA_CLK_SRC_AIF2BCLK 0x9 #define ARIZONA_CLK_SRC_AIF2BCLK 0x9
#define ARIZONA_CLK_SRC_AIF3BCLK 0xa #define ARIZONA_CLK_SRC_AIF3BCLK 0xa
#define ARIZONA_FLL_SRC_NONE -1
#define ARIZONA_FLL_SRC_MCLK1 0 #define ARIZONA_FLL_SRC_MCLK1 0
#define ARIZONA_FLL_SRC_MCLK2 1 #define ARIZONA_FLL_SRC_MCLK2 1
#define ARIZONA_FLL_SRC_SLIMCLK 3 #define ARIZONA_FLL_SRC_SLIMCLK 3
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment